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 I 
 
Overview 
 
 
This thesis is about the suitability of several energy storage devices for 
supplying a self sufficient sensor node powered by energy harvesting, taking 
into account determinant detrimental factors which affects the performance of 
these storages devices as time goes by. 
 
In addition, this document covers the design of the whole energy harvesting 
system, including the management of the harvested energy and the study, 
construction and measurements of a circuit which has the same functionality as 
a solar cell and that can be adjusted according to a specific chosen solar cell. 
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1 INTRODUCTION 
 
Energy harvesting means collecting energy from the nature through sensors 
which have the property of transforming the energy in the environment into 
electric energy. This is a quite good alternative to conventional use of energy 
regarding supplying electronic devices. There has been along the years a great 
improvement in this area and several sensors are used to harvest energy from 
the environment. Some examples are thermoelectric generators, piezoelectrics 
and solar cells. 
 
This thesis focuses on the use of a solar cell in a hybrid energy harvesting 
system supplied by a capacitor and a battery and the design of the components 
in between. On the one hand, solar cells will be used to supply a device which 
needs always some current. On the other hand, solar cells depend on the 
sunlight and it is a fluctuating source of power, like all the other energy 
harvesters. Therefore storage devices are needed to save some energy in the 
period of incoming power and release it to the load on the period of no incoming 
power. Since the transceiver in question need both long term and high current 
to the load due to transmissions and idle times [devTool], the hybrid system has 
its role. 
 
Right after the solar cell, there is a whole system made up of DC/DC 
convertors, storage devices, energy management circuits and the load, the 
main destination for the energy obtained from the sun. The design of this whole 
system is directly connected to the solar cell’s power profile, which determines 
the amount of energy generated in one day and whether it is commeasured with 
the system needs. There are apart from this thesis, a wider investigation on this 
field, for instance, the work done by S.Sagini and F. Ongaro [EnerHarvNet], 
M.T. Penella and M.Gasulla [ComEnerHarv] and Jeremy Gummenson, Shane 
S. Clark and Kevin Fu [OnLimEff] which are all about a hybrid storage system 
used in a wireless connection for more effective communication. 
 
Solar cells are expensive, and since the whole system design will depend on 
the solar cell’s features, the goal in this thesis is to design a circuit which works 
similarly to a solar cell, being adjustable according to a determined cell 
characteristic or feature. Thus, with a test bench, there is no need of buying 
loads of different types of solar cells, which basically means saving money. 
Furthermore, as the circuit emulates the solar cell features and it is feed on the 
current electricity network, it is independent from the sunlight and a whole 
system can be tested, for instance, during a rainy day. Besides, there is no 
need of going outside to have direct sunlight, making future tests more 
comfortable. 
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In this work, the study and design of a solar powered energy harvesting system 
that supplies a transceiver both in presence and absence of sunlight are also 
done. With this aim and in order to explain clearly the steps made, a diagram of 
the whole energy harvesting system is shown in fig. 1.1. In this figure, the solar 
cell generates electrical energy from the sunlight, which varies with time 
depending on the light intensity. This voltage is fixed by a DC/DC converter and 
then delivered to the energy management circuit, supplying the load and 
controlling whether storing the left energy in the EDLC (Electric Double Layer 
Capacitor) or in the battery.  
 
The transceiver, which is the load in the system, must be supplied by the EDLC 
while the battery is being charged. The battery will be used to supply the load 
when the sunlight is not available, time while the transceiver will be still working 
but with much lower energy requirements.  
 
 
Solar Cell
DC/DC
Converter
Energy 
management
circuit
Battery
Load
EDLC
 
 
Figure 1.1. Diagram of the whole energy harvesting system 
 
 
In order to accomplish with the design of the energy harvesting system shown 
at the previous figure, there is a need to know about the availability of EDLCs 
and batteries in the current market. It is also needed to know its features, as 
their capacity, their voltage rate life time, to which factors it depends on. 
Therefore, a market overview and electric characteristics are taken into account 
in the first two chapters and also the sort of DC/DC typologies [dcdcConv].  
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The following chapter focuses on the energy management circuit design and 
dimensioning the storage devices according to a specific transceiver and a 
given solar cell power profile, respectively. Chapter 5 is entirely about the 
design of a circuit which emulates the solar cell IV characteristic and an 
explanation about how it works. The results of this work are summarized in the 
last chapter and prospective steps will be discussed 
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2 CAPACITORS AND RECHARGEABLE BATTERIES 
 
Typical energy storage devices in micro harvesting systems include capacitors, 
inductors and batteries. Passive storage elements, such as capacitors and 
inductors, store energy in either electric or magnetic fields.  
 
 
Figure 2.1. Specific power against specific energy, from [matEcap] 
 
 
In fig. 2.1, specific power shows the amount of power which can be delivered to 
a load, while specific energy shows how long this power can be given on a 
single charge. Times show are the time constants of the devices, obtained by 
dividing the energy density by the power. These time constants show that 
capacitors are faster in charging than batteries; hence they are used to start a 
system quickly, while batteries are used to prolong the system working time.  
 
Capacitors integrated in micro harvesting systems are small and exhibit low 
energy density (fig.2.1). However, they are less susceptible to leakage and 
feature higher power density.  
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Batteries store electrical energy chemically. Energy is released as electricity 
through a chemical reaction inside the battery cells that transfer electrons from 
its anode to its cathode across the electrolyte material [Linden]. Recharging the 
battery reverses this reaction and stores electrical energy back in form of 
bonds. 
Conventional chemistries, such as NiZn, NiMH, and NiCd, offer high energy 
densities and good charge rates, but also feature short cycle life and adverse 
“memory” effects. This is the common term used to replace the accurate term 
“Voltage Depression”, which is more a problem with incorrect charging than with 
than a battery problem.  It occurs when the batteries are not fully discharged 
between charge cycles, then they remember the shortened cycle and are thus 
reduced in capacity (length of use per charge). 
Lithium-ion batteries overcome these drawbacks, with higher energy density 
and discharge rate, higher cell voltage, longer cycle life and nonexistent 
“memory” effects. Fig. 2.2 shows the energy storage devices arranged from left 
to right according to energy density and memory effect: 
 
 
 
Figure 2.2. Energy storage devices 
 
 
A disadvantage is their sensitivity to overcharge and over-discharge. If the cell 
voltage usually increases above 4.2 V, or decreases below 2.7 V, the Li-Ion 
battery will significantly degrade, and in some cases, even vent and explode. 
Careful energy management during the charging and discharging processes is 
essential to maximally extend battery life and usable capacity. 
 
 
2.1.  Capacitors - high power density for short-term storage 
and high current load 
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2.1.1.  General electrical properties 
 
A capacitor, consisting of two conductors separated by a dielectric medium, is 
characterized by a constant capacitance C, defined as the ratio of charge Q on 
each conductor and the voltage V between them: 
 
 
 𝐶 =
𝑄
𝑉
 (2.1) 
 
 
The amount of energy (in joules) stored in a capacitor is given by the work done 
by an external influence to move charge between the conductors as follow: 
 
 
 𝑊 =   𝑉𝑑𝑞 =   
𝑞
𝐶
𝑑𝑞 =
1
2
𝑄2
𝐶
𝑄
𝑞=0
=
1
2
𝐶𝑉2
𝑄
𝑞=0
 (2.2) 
 
 
The current over capacitors depends directly on its value and on the potential 
rate, according to: 
 
 
 𝐼 = 𝐶𝑥
𝑑𝑉
𝑑𝑡
 (2.3) 
 
 
In a DC circuit like shown in fig.2.3: 
 
 
 
 
Figure 2.3. RC circuit with a DC source 
 
 
The voltage V0 is defined by eq. 2.4. 
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𝑉0 = 𝑖 𝑡 𝑅 +
1
𝐶
 𝑖 𝜏 𝑑𝜏
𝑡
0
 (2.4) 
 
 
Multiplying by C and taking derivative from [2.4], it results in a 1st order 
differential equation: 
 
 
 0 = 𝑅𝐶
𝑑𝑖(𝑡)
𝑑𝑡
+ 𝑖(𝑡) (2.5) 
 
 
And considering that when t is 0, the current through the resistance 𝑖 0 =  
𝑉𝑜
𝑅
, 
and solving [2.5], for any instant of time: 
 
 
 𝑖 𝑡 =
𝑉𝑜
𝑅
𝑒
−𝑡
𝑅𝐶  (2.6) 
 𝑣 𝑡 = 𝑉𝑜(1 − 𝑒
−𝑡
𝑅𝐶 ) (2.7) 
and 
 𝑃 𝑡 =
𝑉𝑜
𝑅
2
(𝑒
−𝑡
𝑅𝐶 −  𝑒
−2𝑡
𝑅𝐶 ) (2.8) 
 
 
Therefore, the voltage at the capacitor will be equal to Vo when t>>RC (t≈4RC), 
where RC is the time constant (ζ). And considering that 
𝑉𝑜
𝑅
= 𝑅𝐶 = 𝑉𝑜 = 1, and 
representing [2.6], [2.7] and [2.8], the following graph is obtained: 
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Figure 2.4. Current, Voltage and Power in function of time 
 
 
The maximum power is reached when the voltage in the capacitor (V(t)) 
reaches the half of the input voltage. Thus, from eq. 2.7, the time when the 
maximum power is reached corresponds to eq. 2.9. 
 
 
 𝑡𝑚𝑎𝑥𝑝𝑜𝑤𝑒𝑟 = 𝑅 · 𝐶 · ln⁡(2) (2.9) 
 
 
2.1.2.  Electrochemical Double Layer Capacitors 
 
Also known as super-capacitors or ultra-capacitors, EDLCs are storage energy 
devices with fast charge/discharge abilities. They have a similar construction to 
electrolytic capacitors, but achieving higher values, like hundreds of Farads. 
One of the drawbacks is that EDLCs have higher ESR (Equivalent Series 
Resistance) and eventually end-of-life. 
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Figure 2.5. EDLC structure, from [SupCap] 
 
 
All super-capacitors consist of two electrodes immersed in a conductive liquid or 
conductive polymer called the electrolyte. The electrodes are separated by an 
ionic-conducting separator that prevents shorts. 
 
EDLCs have a low operating voltage (table 2.1), but if there’s a need, EDLCs 
can be configured in series to increase the working voltage. However, care 
must be taken in order to do not exceed the maximum recommended working 
voltage, as this could result in electrolyte decomposition, gas generation, ESR 
increase and reduced lifetime.  
 
 
Series Category 
Category  
temp. Range °C Capacitance  
range (F) 
Max. 
Operating  
voltage V. DC Min. Max 
DRE 
High energy, 
High temperature 
-25 +70 1.0-100 2.5 
DRL 
High energy, 
High power type, 
Low ESR 
-40 +60 1.0-100 2.7 
DDL Higher voltage -40 +60 0.1-10 5.0 
 
Table 2.1. Features of Samxon EDLCs, from [edlcSamxon] 
 
 
The maximum recommended working voltage could be exceeded because of 
the capacitor tolerance which value is usually between ± 20%, except for DRL 
series, which have a wider range in tolerance (table 2.2). During charge and 
discharge, differences in capacitance values, and in steady state, differences in 
leakage current, lead to capacitor voltage imbalance.  
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Series 
Cap. 
(F) 
Tol. 
(%) 
Vol. 
(V) 
DRE 1.0 ±20 2.5 
DRL 3.0 
+50 
-20 
2.7 
DDL 0.22 ±20 5.0 
 
Table 2.2. Features of different EDLCs series, from [edlcSamxon] 
 
 
For example, if two capacitors of 1F are connected in series, one at +20% of 
the nominal capacitance another at -20%, the worst case voltage across the 
capacitors is given by: 
 
 
 𝑉𝑐𝑎𝑝 2 = 𝑉𝑠𝑢𝑝𝑝𝑙𝑦 · 𝐶𝑐𝑎𝑝 1/(𝐶𝑐𝑎𝑝 1 + 𝐶𝑐𝑎𝑝 2) (2.10) 
 
 
where Ccap1 has the +20% capacitance, and if Vsupply is 5V: 
 
 
 𝑉𝑐𝑎𝑝 2 = 5 𝑉 ·
1.2
1.2 + 0.8
= 3 𝑉 (2.11) 
 
 
Then, depending on the value of Vsupply, for one of two capacitors with the same 
nominal capacitance connected in series its maximum recommended working 
voltage may be exceeded.   
 
In order to avoid this voltage stress, two suitable voltage balancing methods can 
be employed to reduce voltage imbalance due to capacitance mismatch: 
Passive voltage balancing and Active voltage balancing.   
 
The first method consists of voltage-dividing resistors in parallel with each 
EDLC, thus the current flows into the EDLC in a lower voltage level. Passive 
voltage balancing is only recommended for applications that don’t regularly 
charge and discharge the EDLC and that can tolerate the additional load current 
of the balancing resistors. These shall be selected to give additional current flow 
of at least 50 times the worst-case EDLC leakage current (3.3KΩ to 22KΩ 
depending on maximum operating temperature) [edlcSamxon]. However, these 
resistors cause high dissipative losses, especially if they are dimensioned to 
cover the full-range capacitor worst case leakage.  
 
Active voltage balancing circuits force the voltage at the nodes of series 
connected EDLCs to be the same as a fixed reference voltage; regardless of 
how any voltage imbalance occurs. As well as ensuring accurate voltage 
balancing, active circuits typically draw much lower levels of current in steady 
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state and only require larger currents when the capacitor voltage goes out of 
balancing. These characteristics make active voltage balancing circuits ideal for 
applications that charge and discharge the EDLC frequently as well as those 
with a finite energy source as a battery.  
 
Fig. 2.6 shows a simplified diagram of an active balancing circuit incorporating a 
comparator. There, each circuit stretches across two cells comparing their 
voltage and moving charges to equalize the two cells.  
 
 
+
-
RB
RB
ΔV
+
+
 
IQ
 
 0
 
 
+
-
 
 
Figure 2.6. Active balancing, from [actVolBal] 
 
 
2.1.3.  Market Overview 
 
The graph below shows the range of capacitance and its ESR (Equivalent 
Serial Resistance) for different manufactures. Most of the capacitances, apart 
from two of the manufactures, work in a very low ESR range. Therefore, in the 
same graph a zoom is made in order to see all capacitances and ESR ranges 
from all of the considered manufactures.  
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Figure 2.7. Ranges for Nec-Tokin and MaxCap 
 
 
In fig. 2.7, it’s seen the ranges for Nec-Tokin and MaxCap manufactures. For 
the first one, the capacitance range goes from 0.1 to 1 F and the ESR range 
goes from 7 to 50 Ω. For MaxCap, the capacitance range goes from 0.022 to 5 
F and the ESR range from 0.2 to 200 Ω.  
 
 
 
 
Figure 2.8. Ranges for Illinois and Cooperbussmann 
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Fig. 2.8 shows the ranges in capacitance and ESR for Illinois and 
Cooperbussmann manufactures. The capacitance range for Illinois goes from 
0.25 to 400 F and ESR range from 0.012 to 4 Ω. For Cooperbussmann, the 
ranges go from 0.47 to 110 F and from 0.010 to 0.8 Ω. 
 
 
 
 
Figure 2.9. Ranges for Cap-xx 
 
 
In fig.2.9, ranges for Cap-xx manufacturer are appreciated. Its capacitance goes 
from 0.075 to 2.4 F and its ESR from 0.014 to 0.2 Ω. Then, depending on the 
capacitance needed and the ESR allowed in the circuit design, a certain 
capacitor will be chosen, having in mind that usually, capacitors are cheaper as 
high as the ESR is.  
 
 
2.2.  Rechargeable batteries - high energy density for low 
power long-term storage 
 
2.2.1.  General properties 
 
Batteries convert chemical energy into electrical energy through electrochemical 
reactions occurring at the negative and positive electrode. The most common 
rechargeable battery types are Nickel-cadmium battery (NiCd), Nickel-metal 
hydride battery (NiMH) and Lithium-ion battery, although there are a bigger 
range of different types as shown in table 2.3. Figure 2.10 shows the internal 
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structure for NiCd and NiMH batteries, which differ only in the negative 
electrode material.  
 
 
Figure 2.10. NiCd and NiMH internal structure, from [AssoJap] 
 
 
Table 2.3 shows the nominal voltage and the specific energy for some batteries. 
 
 
Battery type 
Nominal voltage 
V 
Specific Energy 
Wh/Kg 
Lead-acid 2.0 252 
Nickel-cadmium 1.2 244 
Nickel-hydrogen 1.2 434 
Nickel-metal hydride 1.2 240 
Lithium-ion 4.1 410 
Lithium-manganese 
dioxide  
3.0 1001 
 
Table 2.3. Rechargeable batteries and their electrical properties, from [battDev] 
 
 
The internal structure of a Lithium-ion battery is shown in figure 2.11. Unlike 
NiCd and NiMH batteries, Li-Ion batteries have the case as the positive 
terminal. However, as NiCd and NiMH batteries, each cell is made by a positive 
and a negative electrode with a separator between them and a separator in 
each side to insulate it from the next cell. Usually, batteries are made of 6 cells, 
although there are some made of nine, enhancing its specific energy and 
enlarging the time of giving power to a load.  
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Figure 2.11. Lithium battery internal structure, from [AssoJap] 
 
 
Li-Ion batteries and nickel-metal hydride (NiMH) are cheaper and also have a 
bigger energy density than Nickel-Cadmium (NiCd) batteries. However, NiCd 
batteries are useful in applications requiring very high discharge rates because 
the NiCd can endure such discharge with no damage or loss capacity, though 
recharging it without complete drain can have somewhat of the opposite effect. 
Besides, NiCd batteries can be deeply discharged, whereas Li-Ion batteries are 
permanently damaged if discharged below a minimum voltage.  
 
NiCd batteries typically last longer, in terms of charge/discharge cycles.  They 
withstand 2000 cycles, in front of the 1200 cycles for Li-Ion and 1500 cycles for 
NiMH [batCyc]. In terms of self discharge and under identical conditions, Li-ion 
batteries are the best option (5-10%/month), followed by NiCd (20%/month) and  
NiMH (30%/month) [selfDisch].  
 
 
2.2.2.  Market overview 
 
In fig.2.12, a graph with some of rechargeable batteries properties is shown. Li-
Ion, NiMH and NiCd batteries have different working voltage and capacity1 
depending on their manufacturer. 
 
For Li-Ion batteries made by AGM, their working voltage ranges from 3.55 to 3.7 
V and their capacity ranges from 4.5 to 6 Ah, whereas for Li-Ion batteries made 
from GP, it ranges from 3.2 to 3.7 V and from 0.095 to 2.9 Ah, respectively. For 
NiMH batteries manufactured by Power Sonic, working voltage ranges from 1.2 
to 3.6 V and capacity from 0.11 to 7 Ah. 
                                            
1
 Battery Capacity: amount of charge stored in a battery whose units are µAh 
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Figure 2.12. Rechargeable batteries voltage and capacity ranges2 
 
 
However, for GP’s NiMH batteries, its range goes from 1.2 to 9 V and 0.015 to 
13 Ah. For NiCd batteries manufactured by Power Sonic, its Voltage goes from 
1.2 to 3.6 V and its capacity from 0.11 to 7 Ah. Therefore, NiCd and NiMH 
batteries lowest available voltage is 1.2 V, while for Li-Ion batteries it’s a little 
bigger than 3 V. In terms of capacity, NiCd and NiMH batteries have a wider 
range in capacity than Li-Ion batteries.   
 
 
2.3.  Lifetime and aging depending on operation conditions 
 
The lifetime is defined by the time duration of the module from its first use in the 
application, until one of the end of life criteria is reached. The two parameters 
which are necessary to check the end of life criteria are capacitance and ESR. 
Manufacturers usually define criteria is a reduction of the capacitance of 20% 
and an increase of the ESR of 100% [appNote].  
 
It’s typical that before the ESR will rise 100% that capacitance does decay to 
the -20% level. Therefore, capacitance is generally the first parameter to 
experience end of life based on this criteria. 
                                            
2
 All the figures in both section of “Market Overview” were made based on the tables in the 
Appendix 
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Figure 2.13. Li-Ion LIR2440 battery cycle life, from [lirData] 
 
 
Considering a cycle as charging and discharging a capacitor or battery for once, 
fig.2.13 shows that under the charging conditions of 4.2V, 80 mA during 2 hours 
and discharging at a current of 40 mA at a temperature of 20 °C, the LIR2440 
Li-Ion battery will lose 20% of its capacity after 500 cycles. However, the 
number of cycles varies as much as the operational conditions do.  
Temperature is another important factor to be considered, and it’s shown in fig. 
2.14. 
 
 
 
 
Figure 2.14. High temp. Battery discharge cycle life, from [powSonic] 
 
 
For a permanent charge at 0.05C, which means that a charge current of 0.05 
times the maximum battery capacity is applied, the cycle life is inversely 
proportional to temperature. One reason for increasing operating temperature is 
high current in combination with the battery’s internal resistance; power 
dissipates as heat and raises the temperature of the battery. 
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Figure 2.15.  Capacitance and ESR dependency on temperature for 1F 
MaxCap capacitors, from [maxcapEDLC] 
 
 
The temperature also affects the nominal capacitance and the nominal ESR, as 
shown in fig.2.15. The ESR is bigger at lower temperatures because of the 
viscosity increase in the supercapacitor electrolyte.  
 
There are also three terms used to define a battery’s state: State of Charge, 
State of Health and Depth of Discharge (SoC, SoH and DoD, respectively).  
SoC indicates the amount of charge left in a battery, while SoH indicates the 
maximum capacity that a battery is able to hold, which decreases along by 
usage and time. DoD indicates the electricity extracted from the battery, and its 
units are Ah.  
In general, SoC is the reverse of DoD: it starts at 0 when the battery is empty, 
and increases as battery is charged. Its units are usually in %. Unlike DoD, it 
suffers as it could exceed 100% when the battery is fully charged, and could go 
negative when the battery is fully discharged at a slow rate [LiMan] 
Two of the techniques for estimating SoC are the battery voltage translation and 
the battery current integration (“Coulomb Counting”). In many systems, a simple 
voltmeter is used as a SoC indicator: the battery voltage decreases more or 
less linearly as the battery is discharged. This effect is more or less pronounced 
depending on the battery chemistry. In particular, the voltage in a lead acid 
battery decreases significantly as it is discharged. Knowing the relationship of 
the battery voltage and SoC allows the voltmeter to be calibrated to report SoC: 
that is, the voltage is translated to an estimated SoC. 
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Figure 2.16. Using voltage translation to estimate SoC in a Lead Acid battery, 
from [estSoC] 
 
 
Unfortunately, for most of its SoC range, the voltage of a Li-Ion battery remains 
very constant, making Voltage Translation impractical. However, the voltage of 
a Li-Ion battery does change significantly at both ends of its SoC range: the 
voltage decreases rapidly when full, and drops significantly when it starts 
getting empty. Therefore, Voltage Translation can be used to estimate SoC of a 
very full or very empty Li-Ion battery. 
 
 
 
 
Figure 2.17. Using Voltage Translation to estimate SoC in Li-Ion cells, from 
[estSoC] 
 
 
Coulomb counting is made by integrating the current into or out of a battery, 
giving the relative value of its charge. Therefore, like all definite integrals, 
“Coulomb Counting” can be used to calculate its SoC. 
 
For example, a 2A current into a battery, for 3 hours, will add 2·3 = 6Ah to the 
battery charge. If the battery capacity is 24 Ah, that will increase its SoC by 6/24 
= 25%. That’s 25% more than it had been at the beginning; but to know exactly 
the final SoC, is needed to know the exact beginning SoC.  
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Figure 2.18. Using Coulomb Counting to estimate relative SoC changes, from 
[estSoC] 
 
 
Depending on the battery chemistry, Coulomb Counting can be a very accurate 
technique. For example with Li-Ion batteries, because of their low leakage, 
whereas it doesn’t work as well with Lead Acid batteries because of their 
leakage are higher [estSoC]. Another limitation of Coulomb Counting is drift. In 
any integration, any small, constant error in the variable being integrated results 
in a drift in the result. In the case of Coulomb Counting, any small offset in the 
measurement of battery current, will result in the SoC drifting up (or down) over 
time. 
 
 
Figure 2.19. Drift in Coulomb Counting due to small offset in the measured 
current, from [estSoC] 
 
 
This offset can be also negative, then for steady-states batteries, even if the 
battery is full, a small offset in the current sensor will result in the reported SoC 
drifting all the way to 0% over time. Therefore, Coulomb Counting can be used 
to estimate SoC of a Li-Ion battery as long as there’s a way of calibrating the 
SoC at some point, and often enough to overcome drift. 
 
Combining these two techniques result in a reasonable way of estimating of 
SoC in a Li-Ion battery. The battery current is integrated (“Coulomb Counting”) 
to get the relative charge in and out of the battery, and at the same time, the 
battery voltage is monitored, to calibrate the SoC when the actual charge 
approaches either end. 
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Figure 2.20. Coulomb Counting and Voltage Translation to estimate SoC, from 
[estSoC] 
 
 
If the SoC estimated through Coulomb Counting is uncalibrated (it is not equal 
to the actual SoC), eventually the battery will be charged of discharged so far, 
that Voltage Translation can be used to estimate SoC, and calibrate the 
estimate value. For example, if the actual SoC is 80% but the estimated SoC is 
50%, and the Li-Ion cell is charging, its voltage soon becomes higher than a 
threshold (in case of fig. 2.20, 3.4 V), which corresponds to an actual SoC (in 
case of fig. 21, 90%). At that point, the estimated SoC is calibrated to its real 
value. 
 
 
Figure 2.21. Calibration of Li-ion cell during charge, from [estSoC] 
 
 
The SoH is a measurement that reflects the general condition of a battery and 
its ability to deliver the specified performance compared with a fresh battery. It 
takes into account such factors as charge acceptance, internal resistance, 
voltage and self-discharge. 
 
During the lifetime of a battery, its performance or “health” tends to deteriorate 
gradually due to irreversible physical and chemical changes which take place 
with usage and with age until the battery is no longer usable or dead. The SoH 
is an indication of the point which has been reached in the life cycle of the 
battery and a measure of its condition relative to a fresh battery. 
 
Any parameter which changes significantly with age, such as cell impedance or 
conductance, can be used as a basis for providing an indication of the SoH of 
the cell. Changes to these parameters will normally signify that other changes 
have occurred. These could be changes to the external battery performance 
2 Capacitors and Rechargeable Batteries 
22 
 
such as the loss of rated capacity or increased temperature rise during 
operation or internal changes such as corrosion. 
 
Because the SoH indication is relative to the condition of a new battery, the 
measurement system must hold a record of the initial conditions or at least a set 
of standard conditions. Thus if cell impedance is the parameter being 
monitored, the system must keep in memory as a reference, a record of the 
initial impedance of a fresh cell. If counting the charge/discharge cycles of the 
battery is used as a measure of the battery usage, the expected battery cycle 
life of a new cell would be used as the reference.  
 
In practice the SoH is estimated from a single measurement of either the cell 
impedance or the cell conductance. Seeking accuracy, others advocate 
measuring several cell parameters, all of which vary with the age of the battery, 
and making an estimation of the SoH from a combination of these factors. 
Examples are capacity, internal resistance, self-discharge, charge acceptance, 
discharge capabilities and cycle counting if possible. If any of these variables 
provide marginal readings, the end result will be affected. A battery may have a 
good capacity but the internal resistance is high. In this case, the SoH will be 
lowered accordingly. Similar demerit points are added if the battery has high 
self-discharge or exhibits other chemical deficiencies. The points scored for the 
cell are compared with the points assigned to a new cell give a percentage 
result [SoHDet]. 
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3. CHARGE AND DISCHARGE PROCESSES 
 
The charge and discharge processes of a storage device must be known since 
starting up the transceiver depends on this time. For supplying the load, the 
system uses a capacitor and a battery giving both fast and long term energy 
supply. The discharges properties are also taken into account since the working 
time of the transceiver depends on it. 
 
 
3.1.  Charging a capacitor using a constant voltage 
 
A typical circuit for charging a capacitor is using a constant charge voltage and 
a series resistance to set the charge time. Such a circuit is shown in fig. 3.1. 
DC
Vin
R
C
 
 
Figure 3.1. Charging circuit of a capacitor 
 
 
By applying the Kirchhoff’s law at the RC circuit in fig. 3.1. 
 
 
 𝑉𝑖𝑛 (𝑡) = 𝑉𝑅(𝑡) + 𝑉𝐶(𝑡) (3.1) 
 
 
For the capacitor to charge, Vin must be greater than Vc(0). Assuming that Vin is 
constant: 
 
 
 𝑉𝑖𝑛 = 𝑖 𝑡 𝑥𝑅 +  
1
𝐶
 𝑖(𝑡)𝑑𝑡
𝑡
0
+ 𝑉𝐶(0) (3.2) 
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An expression for the current must be obtained before the capacitor voltage can 
be calculated. For this situation, the Laplace transform is applied in [3.2]: 
 
 
 
𝑉𝑖𝑛  𝑥 𝐶
𝑠
= 𝐼 𝑠  𝑥 𝑅𝐶 +  
1
𝑠
𝐼 𝑠 +  
𝑉𝐶 0  𝑥 𝐶
𝑠
 (3.3) 
 
 
Moving Vc (0) x C term to the left hand side [3.3] allows to factor out C. 
Simultaneously, we can factor out I(s) on the right hand side: 
 
 
 𝐶 𝑥  𝑉𝑖𝑛 − 𝑉𝑐 0  = 𝐼 𝑠  𝑥 (𝑅𝐶𝑠 + 1) (3.4) 
 
 
Dividing [3.4] by (RCs +1) and introducing an R factor in the right-hand side: 
 
 
 𝐼 𝑠 =
𝑅𝐶
𝑅𝐶𝑠 + 1
 𝑥 
[𝑉𝑖𝑛 − 𝑉𝑐(0)]
𝑅
 (3.5) 
 
 
Which is the same than 
 
 
 
𝐼 𝑠 =  
1
𝑠 +  
1
𝑅𝐶
 𝑥 
[𝑉𝑖𝑛 − 𝑉𝑐(0)]
𝑅
 (3.6) 
 
 
[3.6] inverse Laplace transformed leads to   
 
 
 𝑖 𝑡 =  
[𝑉𝑖𝑛 − 𝑉𝑐(0)]
𝑅
 𝑥 𝑒
−𝑡
𝑅𝐶  (3.7) 
 
 
[3.7] is the expression for the current in the circuit, at any given time. To obtain 
the capacitor voltage, we integrate this expression 
 
 
 𝑉𝑐 𝑡 =  
1
𝐶
 𝑖 𝑡 𝑑𝑡 + 𝑉𝑐 0 =  
1
𝐶
  
[𝑉𝑖𝑛 − 𝑉𝑐(0)]
𝑅
𝑡
0
 𝑥 𝑒
−𝑡
𝑅𝐶 𝑑𝑡 + 𝑉𝑐(0)
𝑡
0
 (3.8) 
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Therefore 
 𝑉𝑐 𝑡 =   𝑉𝑖𝑛 − 𝑉𝑐 0   𝑥  𝑒
−𝑡
𝑅𝐶  + 𝑉𝑖𝑛  (3.9) 
 
 
If the initial capacitor voltage is 0, then the equation [3.9] simplifies into 
 
 
 𝑉𝑐 𝑡 = 𝑉𝑖𝑛 [1 − 𝑒
−𝑡
𝑅𝐶 ] (3.10) 
 
 
As said, the rate of charge of the capacitor depends on the product of R and C. 
This is usually called the time constant and denoted by the Greek letter tau: 
 
 
 𝜁 = 𝑅𝐶 (3.11) 
 
 
When 1ζ has elapsed since charging commenced, the capacitor has charged to 
about 63% of its final voltage. At 5ζ, the capacitor has charged to about 99%. 
The time needed to charge to a certain voltage is given by  
 
 
 𝑡𝑐 =  −𝑅𝐶 𝑥 𝑙𝑛
Vtarget − 𝑉𝑖𝑛
𝑉𝑐 0 − 𝑉𝑖𝑛
 (3.12) 
 
 
where Vtarget is the voltage to be achieved after the time tc. It is quite common 
that harvesting sensors behaves as a constant current source. Therefore, 
considering [3.2], the voltage in the capacitor will rise as a slope of value the 
constant current multiplied by the time. 
 
 
3.2.  Discharging a capacitor 
 
Discharging a capacitor with a constant voltage yields similar results as the 
charging process. The circuit is basically the same as in fig. 23, but now the 
input voltage is assumed to be less than Vc(0) causing the capacitor to 
discharge. By applying Kirchoff’s voltage law 
 
 
 𝑉𝑐 𝑡 =   𝑉𝑅 + 𝑉𝐷 (3.13) 
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where VD is assumed to be constant. Approaching the problem similarly to the 
previous section, an expression for the circuit current is obtained. 
 
 
 −
1
𝐶
 𝑖 𝑡 𝑑𝑡 + 𝑉𝑐 0 = 𝑖 𝑡  𝑥 𝑅 +  𝑉𝐷
𝑡
0
 (3.14) 
 
 
Compared to eq. [3.8], a difference can be noted in that the integral is now 
negative. This arises from the fact that the capacitor is now being discharged, 
causing charge to decrease. Applying Laplace transform to eq [3.14] 
 
 
 𝐼 𝑠 =  
𝐶
𝑅𝐶𝑠 + 1
 𝑥  𝑉𝑐 0 −  𝑉𝐷 =  
1
𝑠 + 
1
𝑅𝐶
 𝑥 
[𝑉𝑐 0 −  𝑉𝐷]
𝑅
 (3.15) 
 
 
which can be inverse Laplace transformed into 
 
 
 𝑖 𝑡 =  
[𝑉𝑐 0 −  𝑉𝐷]
𝑅
 𝑥 𝑒
−𝑡
𝑅𝐶  (3.16) 
 
 
When compared to the equation for charging [3.8], the voltages have been 
interchanged as Vc(0) was assumed greater than VD. To obtain the voltage of 
the capacitor, we integrate the current, observing that the integral is negative as 
the capacitor is discharged. 
 
 
 𝑉𝑐 𝑡 =  −
1
𝐶
 𝑖 𝑡 𝑑𝑡
𝑡
0
+  𝑉𝑐 0 =  
 𝑉𝑐 0 −  𝑉𝐷 
𝑅𝐶
 𝑒
−𝑡
𝑅𝐶 
𝑡
0
+ 𝑉𝑐 0  (3.17) 
 𝑉𝑐 𝑡 =  𝑉𝑐 0 − 𝑉𝐷  𝑥 𝑒
−𝑡
𝑅𝐶 + 𝑉𝐷 (3.18) 
 
 
Again, the time constant ζ determines the rate of discharge, and the capacitor 
voltage approaches VD by the end of discharge. If VD = 0V, the equation [3.18] 
simplifies into 
 
 
 𝑉𝑐 𝑡 = 𝑉𝑐 0 𝑥 𝑒
−𝑡
𝑅𝐶  (3.19) 
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After 1ζ has passed, the capacitor has discharged to about 37% of its final 
voltage, at 2ζ to 14% and at 5ζ to 1% [chargDiscCap]. 
 
3.3.  Batteries charging method 
 
3.3.1.  NiCd/NiMH charging information 
 
Charging methods are usually separated into two general categories: Fast 
charge is typically a system that can recharge a battery in about one or two 
hours, while slow charge usually refers to an overnight recharge (or longer). 
 
Slow charge, also known as trickle charging, can be applied without damaging 
the cell. The maximum range of trickle charging depends on the battery 
chemistry and cell construction. The big advantage of slow charging is that it is 
the charge rate that requires no end-of-charge detection circuitry, since it can’t 
damage the battery regardless of how long it’s used. The big disadvantage is 
that it takes too long.  
 
NiCd cells easily tolerate a sustained charging current of c/103 and also c/3 with 
no need of end of charge detection. At these rates, the typical recharge time 
would be around 12 and 4 hours, respectively. NiMH cells are not as tolerant of 
sustained charging. The maximum trickle charge rate will probably be 
somewhere between c/40 and c/10 [batChar]. 
 
Fast charge for Ni-Cd and NiMH is usually defined as a 1 hour recharge time, 
which corresponds to a charge rate of about 1.2c. It can only be done safely if 
the cell temperature is within 10-40°C , and it’s possible to force very high rates 
of charging current into a Ni-Cd cell, since its charge reaction is endothermic. 
The internal impedance of the cell limits the maximum current as the power is 
dissipated as P=I2R. However, it’s not possible for a NiMH cell, because its 
charge reaction is exothermic. 
 
When the battery reaches full charge, the energy being supplied to the battery 
is no longer being consumed in the charge reaction, and must be dissipated as 
heat within the cell. This results in a very sharp increase in both cell 
temperature and internal pressure if high current charging is continued. The cell 
contains a pressure-activated vent which should open if the pressure gets too 
great, allowing the release of gas. This is detrimental to the cell, as the gas that 
is lost can never be replaced. 
 
Both NiCd and NiMH batteries can be fast charged safely only if they are not 
overcharged. By measuring battery voltage and/or temperature, it’s possible to 
determine when the battery is fully charged. 
                                            
3
 C/10 means that the battery is charged at a current rate equal to the maximum capacity 
divided by 10. The same for other fractions of C. The current charge rate can be also higher 
than 1C. 
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Figure 3.2. Voltage/Temperature plots for 1C charge rates, from [batChar] 
 
 
The Voltage/Temperature plots in fig. 3.2 define the battery “signature” that 
shows when full charge has been reached. For both plots, the data was taken 
on a single cell that was charged from a constant current source at a rate of 1C, 
and the ambient temperature was 25°C [batChar].The full charge point can be 
determined by sensing the cell temperature or cell voltage, although the second 
method is preferable as voltage leads are easily accessible and require no 
special assembly in the battery pack. 
 
On one hand, the NiCd cell shows no significant temperature increase until 
nearing full charge. On the other hand, the temperature in the NiMH cell 
increases all during the charge process, increasing very sharply as full charge is 
reached. However, both show a cell temperature rise of about 10°C above 
ambient when the cell is fully charged (assuming a 1C rate). 
 
A circuit which can cut of the high current charge at this 10°C rise point can be 
used with either battery type. This circuit is called ΔT detector. 
 
 
Figure 3.3. ΔT detector circuit, from [batChar] 
 
 
3 Charge and Discharge Processes 
29 
 
Fig. 3.3 shows a schematic diagram of a circuitry which measures both the 
ambient temperature and the battery temperature and produces a high signal 
when the cell temperature is 10°C above ambient.  
The signal coming from the ambient sensor (10mV/°C) is level shifted up 100 
mV by a unit-gain buffer stage (the 100 mV corresponds to 10°C ). The signal 
from the battery sensor is compared to the level-shifted ambient signal by the 
second amplifier, which is connected as a hysteresis comparator. 
 
When the two signal are equal, the battery temperature is 10°C above ambient, 
and a high signal is provided on the S/D line which can be used to shut off the 
high current charger. 
 
The voltage of a NiCd and NiMH cell during fast charge can be used to 
determine when it is fully charged: not by the magnitude of the voltage, but by 
the amount of voltage change. A definitive signal that a NiCd cell is fully 
charged can be seen when the cell voltage begins to dip (fig. 3.2). This drop in 
battery voltage is used to terminate fast charge in a -ΔV Detector, which 
continuously monitors the battery voltage and shuts off the charger when the 
voltage drops by a pre-set amount. 
 
The voltage of the NiCd cell used to generate the data in fig. 3.2 dropped 45 mV 
when the cell temperature was 10°C above ambient. The NiMH cells also 
exhibits a dip voltage, but its smaller (typically a few mV). This means that 
detecting the drop in NiMH requires circuitry that is about one order of 
magnitude more accurate (and noise immune) than is needed for NiCd. 
 
It follows that a detector which is accurate enough to detect -ΔV in NiMH can 
always be used with NiCd, but the reverse is not true. Some relief is provided by 
the fact that the voltage dips in a multi-cell (series-connected) pack tend to be 
additive if the cells are well matched, which increases the signal that the –ΔV 
detector circuit will see. 
 
 
3.3.2.  Li-Ion Charging information 
 
Li-Ion batteries are charged by the method called Constant Current Constant 
Voltage (CCCV). A charger sources constant current into the battery in an 
attempt to force the battery voltage up to a pre-set value (usually referred to as 
the set-point voltage). 
 
Once this voltage is reached, the charger will source only enough current to 
hold the voltage of the battery at this constant voltage. The set point voltage is 
usually the Li-Ion batteries maximum voltage ± 50mV, and 1C as the maximum 
charging current that can be used. 
 
The accuracy on the set point voltage is critical: if this voltage is too high, the 
number of charge cycles the battery can complete is reduced (shortened battery 
life). If the voltage is too low, the cell will not be fully charged. 
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Figure 3.4. Typical C-V charge profile, from [batChar] 
 
 
The current limit (also called constant) phase of charging is where the maximum 
charging current is flowing into the battery, because the battery voltage is below 
the set point. The charger senses this and sources maximum current to force 
the battery voltage up.  
 
During the current limit phase, the charger must limit the current to the 
maximum allowed by the manufacturer (shown as 1C here) to prevent 
damaging the batteries. About 65% of the total charge is delivered to the battery 
during the current limit phase of charging. Assuming a 1C charging current, it 
follows that this portion of the charge cycle will take a maximum time of about 
40 minutes.  
 
The constant voltage portion of the charge cycle begins when the battery 
voltage sensed by the charger reaches 4.20V. At this point, the charger reduces 
the charging current as required to hold the sensed voltage constant at 4.2V, 
resulting in a current waveform that is shaped like an exponential decay. 
 
The constantly decreasing charge current during the constant voltage phase is 
the reason that the Li-Ion charge time is about two hours or longer. Every real 
cell contain an internal ESR, and the voltage that the charger senses across the 
battery is influenced by the ESR 
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Figure 3.5. Battery equivalent circuit, from [batChar] 
 
 
The voltage measured at the terminals of the battery is the sum of the voltage 
drop across the ESR and the cell voltage. The battery is not fully charged until 
the cell voltage is 4.2V with only a small current flowing into it (which means the 
drop across the internal ESR is negligible, and the actual cell voltage is 4.2V) 
 
During the 1C current limit charge phase, the battery reaches 4.2V with only 
about 65% of charge capacity delivered, due to the voltage drop across the 
ESR. The charger must then reduce the charging current to prevent exceeding 
the 4.2V limit, which results in the decreasing current as shown in fig. 3.4. 
 
Some examples of CCCV ICs are the TSM1052 from STMicroelectronics, the 
NCP1800 from ON Semiconductor and the SL71051 from AUK Semiconductor. 
3.4.  DC/DC converters 
 
DC/DC converters are devices used to amplify or attenuate the incoming 
voltage with high efficiency (low Power loss). The ideal DC/DC converter 
exhibits 100% efficiency; in practice, efficiencies of 70% to 95% are typically 
obtained. This is achieved using switched-mode or chopper, circuits whose 
elements dissipate negligible power. Pulse-width modulation (PWM) allows 
control and regulation of the total output voltage.  
 
A basic DC/DC converter circuit known as buck converter is illustrated in fig. 
3.6. The switch output voltage vs(t) is equal to Vg when the switch is in position 
1, and is equal to zero when the switch is in position 2. The switch position 
varies periodically, such that vs(t) is a rectangular waveform having period Ts 
and duty cycle D.  
 
The duty cycle is equal to the fraction of time that the switch is connected in 
position 1, and hence 0 ≤ D ≤ 1. The switching frequency fs is equal to 1/Ts. In 
practice, the switch is realized using semiconductor devices such as diodes, 
power MOSFETs or BJTs. 
 
 
3 Charge and Discharge Processes 
32 
 
 
 
Figure 3.6. DC/DC buck converter, from [dcdcConv] 
 
 
The switch network changes the dc component of the voltage. By Fourier 
analysis, the dc component of a waveform is given by its average value. The 
average value of vs(t) is given by 
 
 
 𝑉𝑠 =  
1
𝑇𝑠
 𝑣𝑠 𝑡 𝑑𝑡 = 𝐷𝑉𝑔
𝑇𝑠
0
 (3.20) 
 
 
The integral is equal to the area under the waveform, shown in fig. 3.7, or the 
height Vg multiplied by the time DTs. It can be seen that the switch network 
reduces the dc component of the voltage by a factor equal to the duty cycle D. 
Since 0≤D≤1, the dc component of Vs is less than or equal to Vg.    
 
 
 
 
Figure 3.7. Waveform of Vs(t), from [dcdcConv] 
 
 
In addition to the desired dc voltage component Vs, the switch waveform vs(t) 
also contains undesired harmonics of the switching frequency. In most 
applications, these harmonics must be removed, such that the converter output 
voltage v(t) is essentially equal to the dc component V=Vs. A low pass filter is 
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employed for this purpose. The converter of fig.3.6 contains a single section L-C 
low pass filter. The filter has corner frequency f0 given by 
 
 
 𝑓0 =  
1
2𝜋√𝐿𝐶
 (3.21) 
The corner frequency f0 is chosen to be sufficiently less than the switching 
frequency fs so that the filter essentially passes only the dc component of vs(t). 
The conversion ratio M(D) is defined as the ratio of the dc output voltage V to 
the dc input voltage Vg under steady-state conditions 
 
 
 𝑀 𝐷 =  
𝑉
𝑉𝑔
 (3.22) 
 
 
And for the buck converter, M(D) is given by 
 
 
 𝑀 𝐷 = 𝐷 (3.23) 
 
 
Then the output voltage depends linearly on the duty cycle.  
 
A large number of DC/DC converter circuits are known that can increase or 
decrease the magnitude of the dc voltage and/or invert its polarity [dcdcConv]. 
Fig. 3.8 shows several commonly used DC/DC converter circuits, along with 
their respective conversion ratios. 
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Figure 3.8. Several DC/DC converters and their dc conversion ratios M(D) = 
V/Vg, from [dcdcConv] 
 
 
The first converter is a buck converter, which reduces the dc voltage and has 
conversion ratio M(D) = D. In a similar topology known as the boost converter, 
the positions of the switch and inductor are interchanged. This converter 
produces an output voltage V that is grater in magnitude than the input voltage 
Vg. Its conversion ratio is M(D)=1/(1-D). 
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In the buck-boost converter, the switch alternately connects the inductor across 
the power input and output voltages. The converter inverts the polarity of the 
voltage, and can either increase or decrease the voltage magnitude. The 
conversion ratio is M(D) = -D/(1-D). 
The Cuk converter contains inductors in series with the converter input and 
output ports. The switch network alternately connects a capacitor to the input 
and output inductors. The conversion ratio M(D) is identical to that of the buck-
boost converter. Hence, this converter also inverts the voltage polarity, while 
either increasing or decreasing the voltage magnitude. 
 
The single-ended primary inductance converter (SEPIC) can also either 
increase or decrease the voltage magnitude. However, it does not invert the 
polarity. The conversion ratio is M(D) = D/(1-D). 
 
A real inductor carries a series resistance, which affects the DC/DC converter’s 
behavior, like its amplification and efficiency. In order to verify how this resistor 
affects the circuit’s response,  
 
 
 
 
Figure 3.9.  A nonideal boost converter. (a) schematic, (b) inductor voltage and 
capacitor current waveforms, from [dcdcConv] 
 
 
With the switch in position number 1, the inductor voltage is equal to vL(t) = Vg – 
iL(t)RL. The switching ripple at the switching frequency and its harmonics added 
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to the inductor currents and the capacitor voltages dc components are 
neglected.  Therefore, we can replace iL(t) with its dc component IL, and hence 
obtain vL(t) ≈ Vg –ILRL . Likewise, the capacitor current is equal to ic(t) = -v(t)/R, 
which can be approximated as ic(t) ≈ -V/R. 
 
When the switch is in position 2, the inductor is connected between the input 
and output voltages. The input voltage can now be written vL(t) = Vg – iL(t)RL – 
v(t) ≈ Vg – ILRL-V. The capacitor current can be expressed as ic(t) = iL(t) – v(t)/R 
≈ iL-V/R. 
 
When the converter operates in steady state, the average value, or dc 
component, of the inductor voltage waveform vL(t) must be equal to zero. Upon 
equating the average value of the vL(t) waveform of fig. 3.9(b) to zero 
 
 
 0 = 𝐷 𝑉𝑔 −  𝐼𝐿𝑅𝐿 +  (1 − 𝐷)(𝑉𝑔 −  𝐼𝐿𝑅𝐿 −  𝑉) (3.24) 
 
 
Likewise, application of the principle of the capacitor charge balance to the 
capacitor current waveform of fig. 3.9(b) leads to  
 0 = 𝐷  −
𝑉
𝑅
 + (1 − 𝐷)(𝐼 −
𝑉
𝑅
) (3.25) 
 
 
Equations [3.24] and [3.25] can now be solved for the unknowns V and IL. The 
result is  
 
 
 
𝑉
𝑉𝑔
=  
1
(1 − 𝐷)
 
1
(1 + 
𝑅𝐿
(1 − 𝐷)2𝑅
)
 
(3.26) 
 
𝐼𝐿 =  
𝑉𝑔
(1 − 𝐷)2𝑅
 
1
(1 +  
𝑅𝐿
(1 − 𝐷)2𝑅
)
 
(3.27) 
 
 
Equation [3.26] is plotted in fig. 3.10, for several values of RL/R. In the ideal 
case when RL = 0, the voltage conversion ratio M(D) is equal to one at D = 0, 
and tends to infinity as D approaches one. In the practical case where some 
small inductor resistance RL is present, the output voltage tends to zero at D = 
1.  
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Figure 3.10. Output voltage vs Duty cycle, for the nonideal boost converter, 
from [dcdcConv] 
 
 
In addition, it can be seen that the inductor winding resistance RL limits the 
maximum output voltage that the converter can produce. Obtaining a given 
large value of V/Vg requires the winding resistance RL to be sufficiently small. 
The converter efficiency can also be determined. For this boost converter 
example, the efficiency is equal to  
 
 
 ƞ =  
𝑃𝑜𝑢𝑡
𝑃𝑖𝑛
=  
(𝑉2/𝑅)
𝑉𝑔𝐼𝐿
 (3.28) 
 
 
By substituting eqs. [3.26] and [3.27] into eq [3.28] leads to  
 
 
 
ƞ =  
1
1 +
𝑅𝐿
(1 − 𝐷)2𝑅
 
(3.29) 
 
 
The expression [3.29] is plotted in fig. 3.11, again for several values of RL/R.  To 
obtain high efficiency, the inductor winding resistance RL should be much 
smaller than (1 - D)2R.  
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Figure 3.11. Efficiency vs duty cycle for the boost converter, from [dcdcConv] 
 
 
This is much easier to accomplish at low duty cycles, where (1 – D) is close to 
unity, that at high duty cycles where (1 - D) approaches zero. Consequently, the 
efficiency is high at low cycles, but decreases rapidly to zero near D = 1. This 
behavior is typical of converters having boost or buck-boost characteristics. 
 
 
3.5.  Considerations when choosing a supercapacitor. 
 
Every system has its own requirements of energy, as working voltage, minimum 
voltage, average discharge current, and discharge time (Vw, Vmin, I and t, 
respectively). These parameters will fix the minimum energy needed during a 
hold-up period (W) 
 
 
 𝑊 =
 𝑉𝑤 +  𝑉𝑚𝑖𝑛  · 𝐼 · 𝑡
2
 (3.30) 
 
 
The minimum desired capacitance (C) will be 
 
 
 
𝐶 =
2𝑊
 𝑉𝑤
2 −  𝑉𝑚𝑖𝑛
2 
 (3.31) 
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And the maximum desired impedance (R), which is the same as the ESR is 
 
 
 𝑅 =  
(𝑉𝑤 − 𝑉𝑚𝑖𝑛 )
𝐼
 (3.32) 
 
 
These equations will give place to the theoretical values, but other factors will 
affect these values making them worst and thereby, the requirements may not 
be achieved. Such factors are the Discharge Pulse Frequency (DC, AC), which 
will influence the ESR value with a correction factor making it higher, the 
Temperature, which will affect both the capacitance and the ESR values and 
the deviation from the Specified Capacitance. 
 
There is also a need to know the voltage drop at the capacitance, which is the 
voltage drop due to the ESR plus the capacitive voltage drop 
 
 
 𝑉𝑑𝑟𝑜𝑝 = 𝐼𝑅 + 𝐼
𝑡
𝐶
 (3.33) 
 
 
 For example, in a hypothetical design where Vw = 2.5V, Vmin = 1.5V, I = 2A and 
t = 2s, then W = 8J, C = 4F and R = 0.5Ω. Then, an aerogel supercapacitor 
from Cooper Bussmann with nominal capacitance of 4.7F and nominal ESR of 
0.15Ω seems to satisfy the requirements. However, if the discharge pulse 
frequency is DC, the ESR correction factor is 1.5, if the working temperature is 
0°C, the capacitance correction factor is 0.9 and the ESR correction for 
temperature is 1.4, and if the deviation from the specified Capacitance is -20%, 
the capacitance correction factor for it is 0.8 [coopBusSup]. 
 
Applying this correction factors to the capacitance and ESR values 
 
 
 𝐶𝑐𝑜𝑟𝑟𝑒𝑐𝑡𝑒𝑑 = 4.7𝐹 · 0.9 · 0.8 = 3.38𝐹 (3.34) 
 𝐸𝑆𝑅𝑐𝑜𝑟𝑟𝑒𝑐𝑡𝑒𝑑 = 0.15 𝑂𝑕𝑚 · 1.5 · 1.4 = 0.315Ω (3.35) 
   
The energy available in the supercapacitor is: 
 
 
 𝑊𝑎𝑣𝑎𝑖𝑙𝑎𝑏𝑙𝑒 =  
1
2
𝐶 (𝑉𝑤
2 − 𝑉𝑚𝑖𝑛
2) (3.36) 
 
 
And the discharge time is: 
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 𝑡 =
𝐶(𝑉𝑤 −  𝐼𝑅 − 𝑉𝑚𝑖𝑛 )
𝐼
 (3.37) 
 
 
Therefore, using these corrected values of capacitance and ESR in eq. [3.36] 
and [3.37], the energy is Wavailable = 6.77J and the time of discharge t = 0.63s, 
values which are lower than the minimum required energy and lower than the 
required discharge time. Besides, the voltage drop [3.33] is 1.812 V, bigger than 
the expected, which was of 1V for the theoretical values of capacitance and 
ESR. 
 
 
Variables 
Calculated 
Values 
Required Values 
C 3.38 Farads 4 Farads 
R 0.315 Ω 0.5 Ω 
Wavailable 6.77 Joules 8 Joules 
t 0.63 seconds 2 seconds 
Vdrop 1.812 Volts 1 Volt 
 
Table 3.1. Comparison of calculated and required values 
 
 
This problem can be solved putting another supercapacitor in parallel, so the 
total capacitance will be the sum of both and the total ESR will be the equivalent 
parallel resistance of both ESR, which is smaller. Like that, the required values 
of energy needed, time discharge and maximum voltage drop may be achieved. 
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4. DESIGNING THE ENERGY MANAGEMENT CIRCUIT 
 
In order to manage the incoming energy from the solar cell, a circuit to control 
whether this energy is sent to the capacitor and at the same time used to supply 
the transceiver or it is sent to the battery for saving energy to periods of no 
incoming energy. Besides, depending on energy obtained from a certain solar 
cell and the load needs, the storage devices are chosen. This chapter deals 
with both issues and also with some features of solar cells. 
 
 
4.1.  Photovoltaic cells and source characteristics 
 
Photovoltaic (PV) cells convert sunlight directly to electricity. Fabricated from a 
wide variety of materials using many different processing techniques, these 
devices are used for terrestrial power generation, as well as commercial, 
military and research space power applications. PV cell characterization 
involves measuring the cells electrical performance characteristics to determine 
conversion efficiency and critical equivalent circuit parameters.  
 
A PV cell may be represented by the equivalent circuit model shown in fig. 4.1, 
consisting of a photon current source (IL), a diode, a series resistance (rs) and a 
shunt resistance (rsh). 
 
 
 
 
Figure 4.1. Equivalent circuit model of a photovoltaic cell, from [measPhoto] 
 
 
The series resistance (rs) represents the ohmic losses in the front surface of the 
cell and the shunt resistance represents the loss due to the diode leakage 
currents. The conversion efficiency (ƞ) is defined as: 
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 ƞ =  
𝑃𝑚
𝑃𝑖𝑛
 (4.1) 
 
 
and the fill factor (FF) given by: 
 
 
 𝐹𝐹 =  
𝐼𝑚 · 𝑉𝑚
𝐼𝑆𝐶 · 𝑉𝑂𝐶
 (4.2) 
Where Pin is the power input to the cell, VOC is the open circuit voltage, ISC is the 
short circuit current, and Im and Vm are the maximum cell current and voltage 
respectively at the maximum power point, Pm = Vm·Im. Figure 4.2 shows a 
typical solar cell IV characteristic. 
 
 
 
 
Figure 4.2. Forward bias I-V characteristic of a typical Si PV cell, from 
[measPhoto] 
 
 
Critical PV cell performance parameters, such as the equivalent cell shunt and 
series resistance and the electrical conversion efficiency and fill factor, may be 
determined from IV measurements. The cell must be maintained at a constant 
temperature and a radiant source with a constant intensity and a known spectral 
distribution must be used [measPhoto]. 
 
The VOC depends on the amount of cells in the array and the ISC depends on the 
intensity of light hitting the cells. Both also depend on the surface, material and 
geometry of the solar cell.The IV curve is usually given in the datasheet of the 
solar cell by the manufacturer. 
 
As ISC depends on the luminance and the sun shines with different intensity 
according to the hour of the day, the output power of a solar cell varies with 
time. 
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Figure 4.3. Power of a solar cell in function of time 
 
 
Figure 4.3 gives a good example of a solar cell output power, showing that the 
power given by the solar cell varies as the sunlight does.  
 
 
4.2.  Definition of load and storage units 
 
The chosen load to be feed by the solar cell is the Texas Instrument ez430-
RF2500 development tool. 
 
 
 
 
Figure 4.4. ez430-RF2500 development tool, from [devTool] 
 
 
The idea is to power the part of the ez430-RF2500 where the microprocessor 
and the transceiver are (the right half on fig. 4.4) using energy harvesting, and 
as explained at the introduction, this device must be powered by the capacitor 
or the battery. Going back to point 3.5, there’s a need of knowing the max and 
minimum voltage supply, the current consumption and the time that this current 
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will be consumed by the load. The information about maximum and minimum 
voltage supply and current consumption is given in the following tables. 
 
 
PARAMETER MIN TYP MAX UNIT 
OPERATING CONDITIONS         
Operating supply voltage 1.8 
 
3.6 V 
Operating free-air temperature range -40   85 °C 
CURRENT CONSUMPTION         
Active mode at 1MHz, 2.2V 
 
270 390 µA 
Standby mode 
 
0.7 1.4 µA 
Off mode with RAM retention   0.1 0.5 µA 
OPERATING FREQUENCY         
VCC ≥ 3.3V     16 MHz 
 
Table 4.1. Operational conditions for the microprocessor MSP430F2274, from 
[devTool] 
 
and for the transceiver 
 
 
PARAMETER 
CONDITION MIN TYP MAX UNIT 
OPERATING CONDITIONS           
operating supply voltage   1.8   3.6 V 
CURRENT CONSUMPTION           
Rx input signal at the sensitivity limit,  
250 Kbps 
Optimized sensitivity 16.6 
 
mA 
Optimized current 
 
18.8 
 
mA 
Rx input signal 30 dB above the sensitivity limit, 
 250 Kbps 
Optimized sensitivity 13.3 
 
mA 
Optimized current 
 
15.7 
 
mA 
Current consumption TX (0 dBm) 
 
 
21.2 
 
mA 
Current consumption TX (-12 dBm)    11.1   mA 
 
Table 4.2. Operational conditions for the transceiver CC2500, from [devTool] 
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4.2.1.  Dimensioning the EDLC 
 
The transmission and the idle time of the load ez430-RF2500 must be fixed, 
therefore fixing the duty cycle. However, the duty cycle must be fixed having in 
mind that the consumed energy for a certain amount of duty cycles must fit with 
the energy obtained from the solar cell within the time of incoming power. 
Figure 4.5 shows a diagram of using the energy coming from the solar cell 
during one transmission cycle: 
 
 
  
Tx Idle
3.6V
1.8V
Charging 
capacitor
Charging 
battery
 
 
Charging 
battery
 
 
Figure 4.5. Discharging and charging the capacitor in function of transmission 
and idle mode 
 
 
While there is available power coming from the solar cell, the load will be 
supplied by the DC/DC. Once the capacitor is charged to 3.6V, the DC/DC is 
switched to the battery and the load is supplied by the capacitor. The 
transmission starts, discharging the capacitor until 1.8V. Then, the DC/DC is 
switched again to charge the capacitor and supply the load. The ez430-RF2500 
needs between 3.6V and 1.8V as supply voltage [table 4.1]. This is the reason 
of choosing this voltage limits4 for charging and discharging the capacitor. 
The amount of power needed to realize one duty cycle is the power needed to 
supply the microprocessor in active and idle mode plus the amount of power 
needed to supply the transceiver in transmission and reception: 
                                            
4
 A safety voltage buffer should be considered in a real system. Therefore, VL should be about 
2 V 
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 𝑊𝑡𝑜𝑡𝑎𝑙 =  𝑊𝑎𝑐𝑡𝑖𝑣𝑒𝑀𝑆𝑃 + 𝑊𝑖𝑑𝑙𝑒𝑀𝑆𝑃 + 𝑊𝑡𝑥𝐶𝐶2500 + 𝑊𝑟𝑥𝑐𝑐2500  (4.3) 
 
 
The total needed power is calculated from eq. 3.30, with the values in tables 4.1 
and 4.2 and considering, for instance, a transmission time of 0.5 seconds: 
 
 
 𝑊𝑀𝑆𝑃 =  
 3.6 + 1.8 · 390 · 10−6 · 0.5
2
+
 3.6 + 1.8 · 1.4 · 10−6 · 𝑇𝑖𝑑𝑙𝑒
2
 (4.4) 
And 
 
 
 𝑊𝐶𝐶2500 =  
 3.6 + 1.8 · 21.2 · 10−3 · 0.5
2
+
 3.6 + 1.8 · 18.8 · 10−3 · 0.5
2
 (4.5) 
 
 
Therefore: 
 𝑊𝑡𝑜𝑡𝑎𝑙 =  54.52𝑚𝐽 + 3.78µ𝑊 · 𝑇𝑖𝑑𝑙𝑒  (4.6) 
 
 
A solar cell profile of power with time is taken. The energy from this profile is 
calculated and this energy fixes the value of the duty cycle. The values of 
transmission and idle time shall be taken so the needed energy for supplying 
the load during the time the solar cell gives power fits with the time to realize a 
given number of duty cycles. 
 
By taking figure 4.3 as an example and in order to calculate the available 
energy of this solar cell, this graph can be approximated to a rectangle 350µW 
high, beginning in 9h and finishing in 15h. Then, the energy given by this solar 
cell is 7.56 J. While there is no incoming power from the solar cell, the battery 
must supply the load, which will be consuming energy but just in idle mode for 
RAM retention. Then, from eq. 3.30 and having in mind that, with a power 
profile of a solar cell as shown in figure 4.3 where the period of no incoming 
power takes 18h and the maximum current consumption in Off mode with RAM 
retention is 0.5µA, the amount of energy needed is: 
 
 
 𝑊𝐵𝐴𝑇𝑇𝐸𝑅𝑌 =
 3.6 + 2.75 · 0.5 · 10−6 · 18 · 3600
2
→ 𝑊𝐵𝐴𝑇𝑇𝐸𝑅𝑌 ≈ 103𝑚𝐽 (4.7) 
 
 
Where Vmin is 2.75V because a Li-Ion battery is considered and it is its end of 
charge voltage [table 14]. If the total incoming energy in one day is 7,56J and 
the energy needed for supplying the load during the period of no incoming 
power is about 103mJ, the energy left for supplying the load during N duty 
cycles within the period of incoming power, regarding the efficiency of the 
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electric circuit, is 7.45J. Also the time for N duty cycles must fit with the time of 
incoming power. This leads to eq. 4.8, which defines the number of duty cycles 
N and what is the minimum time for Tidle: 
 
 
  
𝑁 ·  54.52 · 10−3𝐽 +  3.78 · 10−6 · 𝑇𝑖𝑑𝑙𝑒  =  7.45𝐽
6𝑕 · 3600𝑠 = 𝑁 · (𝑇𝑖𝑑𝑙𝑒 + 0.5𝑠)
  (4.8) 
 
 
By solving this system of equations, N is 135 and Tidle is 159.5 seconds, so the 
duty cycle is 160 seconds. It means that a transmission of 0.5 seconds can be 
made every 159.5 seconds for 135 times. However, it must be kept in mind that 
for real systems, self discharge, the supply current of the ICs, the ohmnic losses 
and the inductive losses lead to lower available energy and consequently a 
reduced number of transmission cycles. 
 
From eq. 4.6, Wtotal is 55.13 mJ. Therefore, from eq. 3.31 and 3.32, the values 
of minimum capacity to supply the load and maximum desired ESR during one 
cycle are: 
 
 
 𝐶 =
2 · 55.13 · 10−3
(3.62 − 1.82)
→ 𝐶 = 0.0114 𝐹 (4.9) 
 𝐸𝑆𝑅 =
3.6 − 1.8
21.2 · 10−3 + 18 · 10−3
→ 𝐸𝑆𝑅 = 46 Ω (4.10) 
 
 
The currents taken in account to calculate the ESR are the current consumption 
in the transceiver for transmission and receiving data. The current consumption 
in the microprocessor are much smaller and, therefore, neglected. In order to 
achieve these values and prevent the effect of the discharge pulse frequency, 
the working temperature and the deviation from the specified capacitance, as 
explained in point 3.5, the corrected values of capacitance and ESR are shown 
in eq. 4.11 and 4.12, respectively  
 
 
 𝐶𝑐𝑜𝑟𝑟𝑒𝑐𝑡𝑒𝑑 = 0.0175 𝐹 (4.11) 
 
 𝐸𝑆𝑅𝑐𝑜𝑟𝑟𝑒𝑐𝑡𝑒𝑑 = 19.43 Ω (4.12) 
 
To supply this cycle for 10 times, the amount of energy needed is 10 times 
bigger and therefore, also the minimum capacitance value and the maximum 
desired ESR 10 times lower. Going back to point 2.1.3, a G series Cap-xx 
EDLC of 150mF, ESR of 70mΩ and nominal voltage 4.3V fits in this design 
[table 10]. The advantage is that the frequency of charging the battery is lower, 
extending its lifetime. The disadvantage is that the ez430-RF2500 takes longer 
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to start working, as the charging time of the capacitance is directly proportional 
to the capacitance value [eq.3.11] 
 
 
4.2.2.  Choosing the battery  
 
The load ez430-RF500 has RAM (Random Access Memory) and alike every 
RAM, it is a volatile memory. It means that the memory requires power to 
maintain the stored information. This task will be done by the battery, which will 
supply the load during the period of no incoming power from the solar cell. 
Referring to table 4.1, the microprocessor MSP430F2274 current consumption 
in off mode with RAM retention is 0.5 µA. 
 
Furthermore, taking again fig. 4.3 as a solar cell profile reference and as 
explained in the previous point, the period of no incoming power takes 18 hours. 
Therefore, equation 4.13 shows the amount of electric charge needed for 
supplying the microprocessor during this period. 
 
 
 𝑄 = 0.5µ𝐴 · 18𝑕 → 𝑄 = 9µ𝐴𝑕 (4.13) 
 
The Cymbet Corporation offers the EnergyChipTM CC CBC3150, with is a thin 
film energy storage device available in 12 µAh and 50 µAh. From its datasheet, 
the following table regarding the storage device lifetime is made. 
 
 
Operation Characteristics 
 
PARAMETER CONDITION MIN TYPICAL MAX UNITS 
Recharge Cycles 
(to 80% of rated 
capacity; 
4.1 V charge voltage) 
25ºC 
10% depth-of-discharge 5000 - - cycles 
50% depth-of-discharge 1000 - - cycles 
40ºC 
10% depth-of-discharge 2500 - - cycles 
50% depth-of-discharge 500 - - cycles 
 
Table 4.3. Battery Cycle life in function of DOD, from [CymEner] 
 
 
The 9 µAh needed for supplying the microprocessor during 18h must 
correspond to the DoD of the thin film storage device rated capacity. This 
means that by choosing the 50 µAh EnergyChip, 9 µAh corresponds to the 18% 
of DoD and the battery will consume its lifetime after about 4000 cycles if the 
operational temperature is 25ºC and about 2000 cycles if it is 40ºC, from now 
on being able to be recharged just to the 80% of its initial capacity, in other 
words, to 40 µAh. 
 
From the datasheet of the battery mention before, the following graph of the 
discharge of the battery is taken. 
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Figure 4.6. Typical discharge characteristics of the Energy chip 
 
 
This graph shows that, if for instance, the amount of current needed by the load 
is 10 µA, after 5 hours the voltage level in the battery passes from 4.1 to 3.9 V 
approximately. For RAM retention in the load ez430-RF2500 the maximum 
current needed is 0.5 µA, as seen in 4.1. 
 
 It means that the battery inside the EnergyChip would reach the same voltage 
level but after 100 hours. However, this battery will also be supplying part of the 
energy management system, which increases the current consumption and 
shorten the time of reaching a voltage level of 3.9 V. 
 
 
4.3.  DC/DC converter and Maximum Power Point Control  
 
The voltage coming from the solar cell is not constant. For this reason, DC/DC 
convertor is chosen to be connected between the solar cell and the energy 
management circuit, fixing the voltage coming from the solar cell. The DC/DC 
convertor chosen for this task is the LTC3105 from Linear Technology [fig. 4.7], 
which is specially designed for solar cells. 
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Figure 4.7. DC/DC convertor configuration, from [LinTec05] 
 
This DC/DC converter works with Maximum Power Point Control (MPPC) which 
ensures that the solar cell is giving its maximum power to the load. The voltage 
output ranges from 1.5V to 5.25V [LinTec05], being adjusted by R1 and R2 as 
follows in eq. 4.14: 
 
 
 𝑉𝑜𝑢𝑡 = 1.004𝑉 · (
𝑅1
𝑅2
+ 1) (4.14) 
 
The maximum power point control makes possible setting the optimal input 
voltage operating point for a given power source. The MPPC circuit dynamically 
regulates the average inductor to prevent the input voltage from dropping below 
the MPPC threshold. When VIN is greater than MPPC voltage, the inductor 
current is increased until VIN is pulled down to the MPPC set point. If VIN is less 
than the MPPC voltage, the inductor current is reduced until VIN rises to the 
MPPC set point [LinTec05]. The maximum power point of the source must be 
previously known and then the voltage for the MPPC will be fixed as follow in 
eq. 4.15: 
 
 
 𝑉𝑀𝑃𝑃𝐶 =  10µ𝐴 · 𝑅𝑀𝑃𝑃𝐶  (4.15) 
 
 
The MPPC circuit controls the inductor current to maintain VIN at the voltage on 
the MPPC pin. As shown in figure 4.7, a diode is used to set the MPPC 
threshold so that it tracks the cell voltage over temperature. If the diode is 
located far from the converter inputs, a capacitor may be required to filter noise 
that may couple onto the MPPC pin [LinTec05]. 
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4.4.  Energy management circuit 
 
4.4.1. Design and operation mode 
 
The following diagram shows the idea of the energy management circuit.  
 
 
Solar Cell DC/DC
Battery
EDLC
Radiation
Load
+
-
SW1
SW2
 
÷3
÷2
 
 
Figure 4.8. Energy management circuit diagram 
 
 
The solar cell gives a varying voltage from the radiation received. The DC/DC 
convertor fixes this voltage which will be charging the EDLC and supplying the 
load at the same time. In the meanwhile, the output signal from the Schmitt 
trigger will control switch SW1, changing its position when the EDLC is charged, 
charging the battery. While the battery is being charged, the load is supplied by 
the EDLC. The Schmitt trigger is supplied by the DC/DC, as it is meant to work 
in the period of incoming power. However, the comparator must be working in 
both periods; therefore it must be supplied by the battery.  As long as the 
comparator’s inputs voltage cannot be bigger than the supplying voltage, these 
voltage inputs are divided.  
 
The DC/DC convertor will be configured to give 5V at its output, and in the 
period of charging the battery, both inputs in the comparator come from the 
DC/DC because it will be connected to the battery, but SW2 does not have to 
switch and must be still connecting the load and the EDLC. With this aim, the 
comparator’s positive input is divided by two and its negative input by three, 
ensuring that its inputs are smaller than its supply voltage and ensuring also 
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that while the battery is being charged, the comparator’s output signal does not 
switch the load from the EDLC to the battery.   
 
When the voltage given by the solar cell is under the minimum value that makes 
the DC/DC work, or in other words, when it is getting dark, the voltage at the 
DC/DC output is lower than the voltage in the battery, and SW2 is switched by 
the comparator output signal. Now, the load is supplied by the battery until there 
is again enough incoming power from the solar cell. As the load chosen is the 
ez430-RF2500 [fig.4.4] and its supply voltage goes from 3.6V to 1.8V [table 
4.1], these values will be the high and low trigger voltages for the Schmitt 
trigger. There are two possibilities for the trigger configuration and both are 
shown in fig.4.9 with its respective Vout(Vin) curves: 
 
 
+
-
+
-
Vref
Vref
 
 Vin
Vin
  
 
 
 
 
VH VHVL VL 
+VSAT  +VSAT  
-VSAT -VSAT
(a)
(b)
Vout Vout
VinVin
R2 R2
R1R1
 
 
Figure 4.9. Schmitt trigger (a) non inverter (b) inverter configuration 
 
 
Vin is the voltage in the EDLC. In order to do not lose power while supplying the 
load from the EDLC throw resistors R1 and R2, and neither to affect the 
discharging time of the capacitor with the same resistors, the configuration for 
realizing this trigger must be an inverter [fig.35(b)]. The equations for designing 
the trigger are: 
 
 
 𝑉𝐻 =  
𝑅2
𝑅2 + 𝑅1
· 𝑉𝑟𝑒𝑓 + 𝑉𝑆𝐴𝑇 ·
𝑅1
𝑅2 + 𝑅1
 (4.16) 
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 𝑉𝐿 =  
𝑅2
𝑅2 + 𝑅1
· 𝑉𝑟𝑒𝑓 − 𝑉𝑆𝐴𝑇 ·
𝑅1
𝑅2 + 𝑅1
 (4.17) 
 
 
4.4.2. PSPICE Simulation 
 
The Schmitt trigger is supplied by the DC/DC convertor, which will be 
configured in order to have 5V in its output. The losses in the amplifier will limit 
VSAT to 4V, then choosing R2 fixes the value of R1 and Vref in order to make VH 
3.6V and VL 1.8V. A diagram for the part of the Energy Management Circuit 
which controls when switching between charging the EDLC and charging the 
battery is shown in fig.4.10.  
 
 
-Charge 
EDLC
-Supply load
-Charge 
battery
VEDLC < 1.8 V
Switch M1 OFF
Switch M2 ON
VEDLC > 3.6 V
Switch M1 ON
Switch M2 OFF
 
 
Figure 4.10. Diagram of switching charging EDLC and battey 
 
 
There are two states: Charge EDLC Supply load and Charge battery. There will 
be two switches, called M1 and M2, which will be controlling the connection 
between the DC/DC converter and the load, the EDLC and the battery. If the 
EDLC is discharge until 1.8 V, then switch M1 is OFF and M2 is ON, connecting 
the DC/DC output to the load and the EDLC. When the EDLC is charged until a 
level of 3.6V, switch M1 is ON and M2 is OFF, hence charging the battery while 
the load is supplied by the EDLC. 
 
The management circuit system for while there is power enough coming from 
the solar cell is shown in fig. 4.11. 
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Figure 4.11. Energy management circuit for the period of incoming power 
 
 
The whole circuit is supplied by the DC/DC converter output voltage (Vdcdc in 
figure 4.11). As there is a need to have -5V, for instance, an operational 
amplifier configured as an inverter with gain -1 could be used. The first 
operational amplifier is a buffer which gives the Vref needed for the desired VH 
and VL. The second is the Schmitt trigger, where the input voltage Vcap is the 
voltage in the EDLC (C3). The trigger gives a signal which controls the mosfets 
M1 and M2. These mosfets are P-channel used for enhancement mode and 
work as a switch, then they are normally in off state when VGS
5 is bigger than 
Vth
6, otherwise they are conducting.  
 
The transistor Q1 is configured to work in saturation and cut off mode. It 
basically inverts the signal coming from the trigger, with the difference that the 
low level of the control signal in M2 is 0V instead of -4V. In this situation, it does 
not entail a problem because when the input voltage in M2 is 0V, VGS is still 
lower than -4V. Therefore when M1 conducts, M2 is off and vice versa.  
 
The EDLC must be connected where the capacitor C3, and the battery must be 
connected where the resistance R13.  The load consumes a certain current 
while the transmission mode is taking place and another while idle mode does. 
It means that the load seen by the capacitor changes during each mode. With 
the aim of simulating this changeable load, M3 is implemented and controlled 
by the periodic pulse Vtrans, which simulates the transmission and idle times. 
The EDLC is connected to R19 during the transmission and to R17 during the idle 
time.  
 
                                            
5
 VGS is the value of voltage resulting from the difference between the Gate and the Source 
voltage in the MOSFET. 
6
 Vth is the MOSFET threshold voltage. VGS must exceed this value to change the MOSFETs 
state. For MOSFETs as shown in fig. 4.10, Vth is -4V. 
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As seen at point 4.2.2, the minimum time between two transmissions takes too 
long to be simulated. Therefore, this time between transmissions (idle time) is 
set at 3.2 seconds and the transmission time 0.8 seconds [Vtrans in figure 4.11] 
in order to see the capacitor’s charge and discharge and the circuit’s behavior in 
one transmission pulse. The simulation of the circuit is shown in fig. 4.12, in 
which the red line is the voltage in the capacitor, the green line is the control 
signal from the Schmitt trigger, the blue line represents the duty cycle and the 
yellow one the voltage applied to the battery. 
 
 
 
 
Figure 4.12. Energy management circuit behavior 
 
 
Supposing that the capacitor is previously charged to a certain voltage and the 
battery is being charged, the transmission starts and the voltage in the capacitor 
decreases following eq. 3.19. When the voltage in the capacitor is 
approximately 1.8V, the output voltage of the Schmitt trigger changes to high 
level, switching the output voltage of the DC/DC from the battery to the 
capacitor, hence the capacitor is charged. When it achieves 3.6V 
approximately, the output voltage of the Schmitt trigger changes again to low 
level and the battery is again connected to the DC/DC. As the transmission 
pulse is still taking place, the capacitor is again discharged but only until the 
transmission pulse is finished.  
 
After the transmission, the current consumed by the load is small enough, and 
the capacitor practically holds the same voltage until the next transmission 
pulse. At 7.2 seconds, the same situation takes place again. The voltage at the 
capacitor will never be lower than 1.8 V and bigger than 3.6V either, which are 
supposed to be VL and VH, respectively. In fig. 4.13, there are the exact 
simulated values for VH and VL: 
 
 
           Time
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Figure 4.13. Values of VH and VL 
 
 
These values are given by V (Vcap) in Cursor1 and Cursor2. VL is 1.86V and VH 
3.53V. In the real circuit, the resistances will vary with the temperature and will 
also vary because of its tolerance. Then, a potentiometer must be used instead 
of R1 to adjust VH and VL to its desirable values.  Also a correct value of 
resistance must be chosen to R10, so the charging voltage of the battery will be 
4.2V [table 14]. If the Li-ion battery LIR2440 is chosen, as its internal 
impedance is 400mΩ and the charging voltage is of 5V coming from the 
DC/DC, the value of R10 must be then 76mΩ.  
 
The part of the energy management circuit which verifies the period of no power 
coming from the solar cell is shown in fig. 4.14:  
 
 
 
 
Figure 4.14. Management circuit for period of no incoming power 
 
 
The operational amplifier works as a comparator in which the inputs are the 
DC/DC output voltage and the battery voltage. MOSFETs M3 and M4 work as 
switch SW2 in figure 4.8. While there is power coming from the solar cell, the 
load is connected to the solar cell, otherwise it is connected to the battery. In 
order to supply the load between the switching times of the MOSFETs, 
capacitor C1 is applied.  
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For verifying the circuit’s operation, a pulse voltage Vdcdc simulates the periods 
of incoming and no incoming power from the solar cell and the results are 
shown in fig. 4.15. 
 
 
 
Figure 4.15. Switching load’s supply between DC/DC converter and battery 
 
 
The signal in green represents the DC/DC output voltage, the yellow signal 
represents the voltage in the battery, the blue is the comparator’s output and 
the red signal is the voltage in the load RLOAD. As seen in figure 4.15, while 
there is voltage at the DC/DC’s output, the load is connected to the DC/DC 
throw R20. If there is no voltage at it (between 3 and 4 seconds in the 
simulation), the voltage in the load is the same as in the battery.  
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5. SOLAR CELL EMULATION 
 
Solar cells are expensive and just work in sunny days or under illumination from 
lighting sources. Besides, the design of the storage units and choosing the load 
will depend on the solar cell features, for instance, on its IV characteristic and 
the direct light intensity. Therefore, a circuit to emulate the characteristic of 
different solar cells for testing an energy harvesting system is taken into 
account in this chapter 
 
 
5.1.  Introduction to the solar cell IV characteristic emulator 
 
An example of IV characteristic of a solar cell is shown in fig. 4.2. Thus, fig. 5.1 
shows a diagram of a circuit independent from sunlight or any other light 
sources, whose IV characteristic is similar to the solar cell’s and ISC and VOC are 
adjustable. 
 
 
Comparator Substractor
Amplifier 
+
 BJT
+
-
ILOAD 
VLOAD RLOAD
 
 
Figure 5.1. Diagram for the solar cell IV characteristic simulator 
  
 
In this diagram, ILOAD is equivalent to the current given by the solar cell, 
whereas VLOAD is equivalent to the voltage at the leads of the solar cell. As 
RLOAD increases, VLOAD also increases and ILOAD is becoming slightly smaller. 
Decreasing ILOAD increases the comparator’s voltage output and makes the 
amplifier input more negative because of the previous substractor, until the 
point that the amplifier is in saturation. From this point on, ILOAD decreases 
sharply until 0 A. In the next simulations, by varying VLOAD the variance of ILOAD 
is observed.  
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5.1.1.  Functionality of the emulator 
 
The circuit proposed to simulate the behavior of a solar cell according to the 
diagram in fig. 5.1 is shown in figure 5.2. 
 
 
 
 
 
Figure 5.2. Emulation circuit for solar cell characteristics 
 
 
On the bottom of fig. 5.2, on the left side, there are the source suppliers Vin, Vin2, 
+Vcc,      -Vcc, Vin2 and Vt which are directly connected to the whole circuit. +Vcc 
and –Vcc feed the operational amplifiers, while Vt feeds the transistor and Vin 
and Vin2 are voltage imputs. The positive and negative terminals of the solar cell 
are called positive and negative, respectively. There is the load connected, 
which in the real case will be a DC/DC convertor, but for simulations, it will be a 
resistor for transient analysis and a DC source supply for DC sweep analysis. 
 
This circuit, when a DC sweep analysis is made, generates an IV characteristic 
which approaches to the solar cell’s.  
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Figure 5.3. IV characteristic for the proposed circuit in fig. 5.2 
 
 
Therefore, a certain solar cell can be simulated by this circuit independently 
from the sunlight. Fig. 5.4 shows the first part of the whole circuit: the 
comparator. 
 
 
 
 
Figure 5.4. First part of the circuit: The comparator 
 
The positive input is called V+ and the negative input V-. Then, this circuit has 
the following characteristic: 
 
 
 𝑉+ ≫ 𝑉− → 𝑉𝑜𝑢𝑡 = +𝑉𝐶𝐶  (5.1) 
 𝑉+ ≪ 𝑉− → 𝑉𝑜𝑢𝑡 = −𝑉𝐶𝐶  (5.2) 
 
 
But the response of the circuit isn’t instantaneous, so there is a linear zone in 
between. In order to simulate the response of the comparator, the following 
circuit is built: 
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Figure 5.5. Comparator 
 
 
Then, varying Vin from -1.10 mV to -0.90 mV with a DC sweep simulation, the 
comparator’s output voltage is showed in fig. 5.6. The operational amplifier 
offset voltage causes an apparently contradiction: when Vin is -0.98mV, which 
still smaller than V- (0 V), the output of the operational amplifier is +VSAT. 
 
 
 
Figure 5.6. Response of the comparator 
 
 
From this graph, the saturation voltages, the gain and the offset voltage are 
deduced. The saturation voltages are +4 V and -4 V. That happens because of 
the voltage drop between the collector and emitter of the transistors in 
saturation inside the operational amplifier. Its gain is the slope of the lineal 
zone, which is approximately 2·105. The range of this lineal zone: -1.02 mV < 
V+-V- < -980 µV. The comparator’s output follows the equation 5.3: 
 
 
 
𝑉𝑜𝑢𝑡
=  
     −4 𝑉,                                                                         V+ − V−  < −1.02 mV
 𝑉+ −  𝑉− · 𝐴 +  𝑉𝑜𝑓𝑓𝑠𝑒𝑡 · 𝐴 ,   − 1.02mV <  V
+ − V−  <  −980µV
+4 𝑉,                                                                  V+ − V−  > −980µV
  
(5.3) 
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A is the gain and Vd is (V
+-V-). In fig. 5.6, Vout is 0 when Vd is -1 mV, so it 
means that Voffset is 1 mV. For the comparator in fig.5.4, V
- is defined by the 
current in R3 , located in figure 5.2, which comes from the current divisor made 
by the current IE in the emitter, and the resistors R14, R13 and R3, as practically 
no current goes throw R4 given the high input impedance of the operational 
amplifier: 
 
 
 𝑉− =  𝐼𝐸 ·
𝑅14
𝑅3 + 𝑅13 + 𝑅14
· 𝑅3 (5.4) 
 
 
The second part of the circuit is a substractor:  
 
 
  
 
Figure 5.7. Second part of the circuit: the Substractor 
 
 
By applying superposition, the contribution of each one of the inputs to the 
output is calculated. Considering Vin as the only input and all the other inputs 
connected to ground, the operational amplifier works as a non inverter.  For 
both inputs Vin2 and the one coming from the comparator (Voutcomp), the 
operational amplifier U2 works as a inverter, in the first case with attenuation of 
Vin2 contributions defined by R10 and R9, and in the second case, with a gain of -
1. Here, besides the Voffset, the input offset currents must also be considered. 
These currents will depend on the values of the bias current and the offset 
current as follows in equation 5.6: 
 
 
  
𝐼𝑏𝑖𝑎𝑠 = (𝐼1 + 𝐼2) · 2   
𝐼𝑜𝑓𝑓𝑠𝑒𝑡 = (𝐼1 − 𝐼2)
  (5.5) 
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Therefore, finding the value of I1
7 and I2
8: 
 
 
 
 
 
 
 
      𝐼1 =  𝐼𝑏𝑖𝑎𝑠 +
𝐼𝑜𝑓𝑓𝑠𝑒𝑡
2
 
   𝐼2 =  𝐼𝑏𝑖𝑎𝑠 −
𝐼𝑜𝑓𝑓𝑠𝑒𝑡
2
 
  (5.6) 
 
 
And the output of the substractor is: 
 
 
 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠 = 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 2=0
𝑉𝑖𝑛 =0 + 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 2=0
𝑉𝑐𝑜𝑚𝑝 =0
+ 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 =0
𝑉𝑐𝑜𝑚𝑝 =0
+ 𝑉𝑜𝑢𝑡𝑜𝑓𝑓𝑠𝑒𝑡  (5.7) 
 
 
where 
 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 2=0
𝑉𝑖𝑛 =0 =  −𝑉𝑜𝑢𝑡𝑐𝑜𝑚𝑝 ·
𝑅10
𝑅8
 (5.8) 
 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 2=0
𝑉𝑐𝑜𝑚𝑝 =0 = 𝑉𝑖𝑛 ·
𝑅6
𝑅6 + 𝑅5
·  1 +  
𝑅10
𝑅8//𝑅9
  (5.9) 
 𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠   𝑉𝑖𝑛 =0
𝑉𝑐𝑜𝑚𝑝 =0 =  − 𝑉𝑖𝑛2
𝑅10
𝑅9
 (5.10) 
 𝑉𝑜𝑢𝑡𝑜𝑓𝑓𝑠 =  𝑉𝑜𝑓𝑓𝑠 ·  1 +
𝑅10
𝑅8//𝑅9
 + 𝐼1 · 𝑅5//𝑅6 ·  1 +
𝑅10
𝑅8//𝑅9
 − 𝐼2 · 𝑅10 (5.11) 
 
 
The third part of the circuit is an inverter followed by a transistor, which will 
amplify the current in its base. The amplified current in its emitter is the current 
given to the load (the current given by the solar cell) that’s plugged in between 
the positive and negative terminals. 
 
 
                                            
7
 I1 is the current at the negative input of the operational amplifier 
8
 I2 is the current at its positive input 
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Figure 5.8. Third part of the circuit: Inverter and transistor 
 
 
The effects of the input offset currents in the output of the inverter [eq. 5.6] are 
neglected.   
 
 
 𝑉𝑜𝑢𝑡 3 = −𝑉𝑜𝑢𝑡𝑠𝑢𝑏𝑠 ·
𝑅12
𝑅11
+  𝑉𝑜𝑓𝑓𝑠𝑒𝑡 · (1 +
𝑅12
𝑅11
) (5.12) 
 
 
The current in the base of the transistor is: 
 
 
 𝐼𝐵 =  
𝑉𝑜𝑢𝑡 3 − 𝑉𝐵𝐸
𝑅15 + 𝑅𝐸 + 𝑅𝑖𝑛
 (5.13) 
 
 
And the current in the emitter is the same as between the positive and the 
negative leads. Therefore, applying Kirchoff’s current law and knowing that in 
active zone IC is β·IB, the simulated current of a given solar cell is 
 
 
 𝐼𝐸 =  𝛽 + 1 · 𝐼𝐵 (5.14) 
 
 
The base current IB will mostly depend on the value of the transistor’s input 
resistance. To calculate this resistance, fig. 5.9 is considered. 
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Rin
rπ//RB 
 
I
β·I
RE
RE
RB 
RC RC 
Vout3
V
Vt
 
 
Figure 5.9. Transistor and its equivalent to calculate Rin 
 
 
In order to calculate Rin, all the sources are taken to ground, the transistor is 
substituted by its equivalent circuit and finally, a voltage source is connected to 
the point from which Rin is seen. Then, if the current I is known, the input 
resistance is V/I. Therefore, by applying Kirchoff’s voltage law to the bases net 
[BjtEq]: 
 
 
 𝑉 = 𝐼 · 𝑟𝜋//𝑅𝐵 + 𝐼 ·  1 + 𝛽 · 𝑅𝐸 →  
𝑉
𝐼
= 𝑅𝑖𝑛 =  𝑟𝜋//𝑅𝐵 +  1 + 𝛽 · 𝑅𝐸 (5.15) 
 
 
The value of Rin basically depends on RE and the gain of the transistor. 
Considering that the input impedance of the operational amplifier is 2 MΩ and, 
therefore, the current coming from the output doesn’t flow throw R4 [fig. 5.2]: 
 
 
 𝑅𝐸 =  𝑅𝐿𝑂𝐴𝐷 +  (𝑅3 + 𝑅13)//𝑅14 (5.16) 
 
 
where RLOAD is the impedance of the device connected between the negative 
and positive leads, and RE is the equivalent impedance in the emitter. 
 
 
5.1.2. PSPICE simulations, IV characteristic with DC sweep analysis 
 
With the aim of proving that the output current of the presented circuit acts as a 
current of a solar panel, a DC sweep analysis is made. A DC source is plugged 
in between the positive and the negative terminals as indicated by the circle in 
fig. 5.10 and the current at this point is measured by the green current marker:  
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Figure 5.10. DC sweep simulation for the load 
 
 
There is a feedback of part of the current flowing in the emitter to the first 
operational amplifier (the comparator). This current flows throw R3 and the 
voltage in this resistance is the practically the same than in the negative input of 
the comparator, considering that no current flows throw R4 given the high input 
impedance of the operational amplifier. 
 
 
 
 
Figure 5.11. IV characteristic 
 
 
Taking one of the points of this graph, for example V_V7 = 2.5 V and I(V7) = 
949.71 µA, the resistance plugged in as a load which gives this value of current 
and voltage between its leads by Ohm’s law is 2.632 KΩ. It can be proved by 
taking out the source V7 and plugging in a load of 2.632 KΩ, and then making a 
transient analysis and measuring the current throw the load resistance and the 
voltage between its leads. Figure 51 represents the transistor with the source in 
its emitter which simulates the load between the positive and negative leads, in 
a DC sweep analysis. The transistor’s input impedance is also shown: 
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Figure 5.12. Transistor DC sweep analysis 
 
 
Then, by applying Kirchoff’s voltage law in the first net: 
 
 
 𝐼𝐵 =  
𝑉𝑜𝑢𝑡 3 − 𝑉𝐵𝐸 − 𝑉𝐿𝑂𝐴𝐷
𝑅𝐵 + 𝑅𝑖𝑛
 (5.17) 
 
 
In order to helping on the explanation of the IV characteristic [fig. 5.11], the 
inverter output voltage (Vout3) depending on the load voltage is plotted: 
 
 
 
 
Figure 5.13. Inverter output voltage depending on the load voltage 
 
 
In order to explain fig. 5.13, it must be divided in three zones: the first, when 0 V 
≤ VLOAD
9 ≤ 3 V, marked with the red line, the second, when 3 V < VLOAD < 4 V, 
with the blue line and the last when VLOAD ≥ 4 V, with the purple line.  
 
For the first zone, it is seen that when VLOAD increases 1 V, V(R15:1)
10 also 
increases 1 V. Therefore, Vout3-VLOAD is constant and is about 0.5 V, VBE is also 
                                            
9
 VLOAD is the same as V_V7 
10
 V(R15:1) is the same as Vout3, which is the voltage at the output of the last operational 
amplifier in figure 49. 
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constant and the Load current IE is practically constant. This current slightly 
decreases because, as VLOAD is increasing, it means that RLOAD is also 
increasing, and consequently, RE and Rin [eq. 5.15 and 5.16]. In the point when 
VLOAD is 3 V, the second zone, the differential voltage Vd in the comparator is 
bigger than -980 µV, hence the comparator is in saturation, and consequently 
also the inverter is (U3 in fig. 5.10). However, VLOAD keeps increasing, making 
the difference Vout3-VLOAD not constant anymore, but always smaller and 
therefore, IB decreases [eq. 5.17]. 
 
In the third zone, Vout3=VLOAD and VBE is zero, making IB also zero. This point 
corresponds to Voc (open circuit voltage) of the solar cell, and will be determined 
by the operational amplifier saturation voltage. This situation is shown in fig. 
5.14, where by sweeping its supply voltage from 3 V to 6 V in steps of 1 V leads 
to different IV characteristics, with different Voc each one, defined by the 
saturation voltage which is always 1 V under the supply voltage. 
 
 
 
 
 
Figure 5.14. VOC in function of +VSAT 
 
 
Therefore, the minimum supply voltage must be 3 V, then VOC (+VSAT) is 2 V 
and the IV characteristic approaches to a solar cell IV characteristic. Otherwise, 
if the supply voltage is 2 V, it means that +VSAT is 1 V and the inverter is in 
saturation from VLOAD = 0V. At this point, IE is maxim but it is in the zone of the 
negative slope and the current will decrease until reaching 0A, when VLOAD is 
1V. If the voltage supply is less or equal than 1 V, ILOAD is directly 0A. Therefore 
both values of voltage for supplying the operational amplifiers (2 V and 1 V) are 
out of interest.  
 
The ISC (short circuit current) is given when the differential voltage between the 
positive and the negative leads [fig.5.1] is zero (a simple wire connecting both). 
Therefore RLOAD is 0 and by combining equations 5.3 in the lineal zone, 5.4, 5.7, 
5.12, 5.13 and 5.14, the general expression of ISC is defined by: 
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𝐼𝑆𝐶 =  
𝑎 ·
𝑅12
𝑅11
+ 𝑏1 + 𝑏2 − 𝑉𝐵𝐸
𝑐
 
(5.18) 
 
 
In which a is the contribution of the voltage inputs, b1 and b2 the offset 
contribution and c the result from the feedback, as shown in the following 
equations. 
 
 
 𝑎 =   𝑉𝑖𝑛 ·
𝑅2
𝑅1 + 𝑅2
· 2 · 105 ·
𝑅10
𝑅8
− 𝑉𝑖𝑛1 ·
𝑅6
𝑅5 + 𝑅6
·  1 +
𝑅10
𝑅8//𝑅9
 + 𝑉𝑖𝑛2 ·
𝑅10
𝑅9
  (5.19) 
 𝑏1 =  𝑉𝑜𝑓𝑓 ·   2 · 10
5 ·
𝑅10
𝑅8
−  1 +  
𝑅10
𝑅8//𝑅9
  ·
𝑅12
𝑅11
+ 1 +
𝑅12
𝑅11
  (5.20) 
 𝑏2 =   −𝐼1 · 𝑅5//𝑅6 ·  1 +  
𝑅10
𝑅8//𝑅9
 − 𝐼2 · 𝑅10 ·
𝑅12
𝑅11
 (5.21) 
 𝑐 =  
1
𝛽 + 1
+
𝑅14
𝑅3 + 𝑅13 + 𝑅14
· 2 · 105 ·
𝑅10
𝑅8
·
𝑅12
𝑅11
 · (𝑅15 + 𝑅𝐸 + 𝑅𝑖𝑛 ) (5.22) 
 
 
From equations 5.18 and 5.22, it is seen that ISC increases as R13 does. Fig. 
5.15 is a result of a DC sweep simulation combined with a parametric analysis 
of R13. This figure shows the different IV characteristics which are obtained by 
varying R13 from 12 to 312Ω in steps of 50Ω. 
 
 
 
 
Figure 5.15. IV Characteristic depending on R13 
 
 
The current should be practically constant until VLOAD is 3V, as at this point is 
when the inverter is in saturation and IE decreases as VLOAD increases, so the IV 
characteristic is similar to the solar cell IV characteristic. For this configuration, 
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when R13 is bigger than 112Ω (blue line), the IV characteristic of the circuit does 
not behave like a IV characteristic of a solar cell because the inverter saturates 
before it should, at 2V of VLOAD. It happens because of the high value of R13, the 
increasing value of RLOAD and RE [eq. 5.16]. Then, to keep the circuit working, 
there is a maximum value of R13. The current IE must be practically constant 
before Vm (in this case, 3V), and it means that the output of the comparator 
shouldn’t be in saturation: 
 
 
  𝑉+ − 𝑉− <  −980µ𝑉 (5.23) 
 
 
In this simulation, V+ is fixed to 106µV. Therefore, the minimum value for V- is 
calculated in eq. 5.24: 
 
 
 𝑉− > 980µ𝑉 + 106µ𝑉 →  𝑉𝑚𝑖𝑛
− = 1.086𝑚𝑉 (5.24) 
 
 
Considering eq. 5.18, IE increases as R13 does. However, V
- decreases as R13 
increases [eq. 5.4]. Then, with the aim of staying in zone one (fig. 5.13), where 
IE is practically constant, until VLOAD achieves Vm and Vm is Vsupply minus 1V, 
from eq. 5.4: 
 𝑉− > 𝑉𝑚𝑖𝑛
− →  𝑅13 <
𝐼𝐸 · 𝑅14
𝑉𝑚𝑖𝑛
− − (𝑅3 + 𝑅14) (5.25) 
 
 
Also from eq. 5.18, ISC is bigger as bigger Vin is. This situation is shown in fig. 
5.16, making a DC sweep analyses using the source V7 (VLOAD) as primary 
sweep and V1 (Vin) as a secondary sweep [fig.8], both of them from 0 to 5V. 
 
 
 
 
Figure 5.16. IV characteristic depending on Vin 
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if the voltage input Vin varies with time, the power in the load plugged in the 
circuit will also vary with time, approaching the profile of the power Vs time of a 
solar cell and emulating the variance of current owing to the fact that the 
incident sunlight intensity in a solar cell varies. 
 
 
5.2.  Using Labview for controlling the power profile of the 
solar cell emulator 
 
In order to give in the load a profile of variable power with time, the input voltage 
Vin of the solar cell emulator shown in fig. 5.2 must vary with time as shown in 
the following figure. 
 
 
Vin
tT1 T2 T3 T4
Vinmax
 
 
Figure 5.17. Variable Vin with time 
 
 
Then, with this purpose the NI USB 6008 from National Instruments is used (fig. 
5.18).  
 
 
 
 
Figure 5.18. NI USB 6008, from [NiUSB] 
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This device has two analogical outputs: terminals 14 and 15 [NiUSB]. Both of 
them can be configured as a current or voltage source, and its maximum 
voltage is 5V [NiUSB]. Then, if T1 is defined as 2s, T2 4s, T3 6s and T4 8s and 
Vinmax 5V, the positive and negatives slopes are, respectively: 
 
 
 𝑉𝑖𝑛𝑝𝑜𝑠𝑖𝑡𝑖𝑣𝑒  𝑠𝑙𝑜𝑝𝑒 = 2.5 · 𝑡 − 5 (5.26) 
 𝑉𝑖𝑛𝑛𝑒𝑔𝑎𝑡𝑖𝑣𝑒  𝑠𝑙𝑜𝑝𝑒 =  −2.5 · 𝑡 + 20 (5.27) 
 
 
Fig. 5.19 shows the proposed labview program to obtain a voltage for Vin as 
showed in fig. 5.17. 
 
 
6
5
4
3
1
2
7
 
 
Figure 5.19. Labview program for varying Vin with time 
 
 
Each iteration in the loop takes 10ms. Then, the whole loop lasts for 10s. The 
DAQ Assistant is used to connect the labview program with the NI 6008. The 
red circles indicate the number of the selector. Selector number 7 will choose as 
an output the upper incoming value while the time is lower than 6 seconds. 
Selector number 5 will take the upper incoming value while the time is lower 
than 4 seconds. Then selector 1 will choose 0V while the time is smaller than 2 
seconds and the respective value of Vin for the positive slope while the time is 
between 2 and 4 seconds. 
 
5 Solar Cell Emulation 
73 
 
 When the time is between 4 and 6 seconds, selector number 5 selects the 
downer incoming input and selector number 2 chooses 5V. After that, selector 7 
chooses the downer incoming input, and while the time is smaller than 8 
seconds, selector 6 selects the upper incoming input which corresponds to the 
value of voltage of the negative slope chosen by selector 3. And finally, when 
the time is smaller than 8 seconds, selector number 6 chooses the downer 
incoming input, and selector number 4 chooses 0V.  
 
The output of the labview program is shown in fig. 5.20. 
 
 
Figure 5.20. Output of NI 6008 for the program in fig.5.19 
 
 
By plugging in this output to Vin (fig.42), a variable current with time is given to 
the load and therefore, a variable power also with time, similar to the graph in 
fig. 4.3. Then the intensity of light which makes the ISC current vary is simulated 
with the proposed circuit. Changing the constants in fig. 5.19, the voltage 
characteristic given with time by the NI 6008 can be changed. For instance, 
making the slope smaller will give voltage to Vin for longer.  This way, the 
energy management circuit can be set under proof, in order to verify if it is 
working.  
 
 
5.3. Solar cell IV emulator construction and measurements 
 
With the aim of verifying the real functionality of the solar cell IV characteristic 
emulator, the circuit is built in a protoboard as shown in fig. 5.21. 
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Figure 5.21. IV Characteristic emulator built in a Protoboard 
 
 
With a potentiometer and some fixed resistors, the load is varied from 0 to 220 
KΩ and the current and voltage in the load are measured using two 
multimeters. A graph of the obtained IV characteristic is shown in fig.5.22. 
 
 
 
 
 
Figure 5.22. IV characteristic for the real circuit 
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Regarding fig. 5.22, the output of the inverter (Vout3) isn’t saturated until VLOAD is 
almost 4 V. This mainly happens because of the tolerance in the resistors, 
which makes the substractor’s output and the inverter’s gain to be lower than 
the simulated values. This tolerance also affects the value in ISC, but in this case 
generating a bigger value of ISC when compared to the simulations. 
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6 SUMMARY AND FURTHER IMPROVEMENTS 
 
 
In this thesis, the usage and availability of two storage devices for supplying an 
autonomous wireless sensor and a design and construction of a solar cell IV 
characteristic emulator have been covered. Moreover, in order to deal properly 
with the incoming energy produced by the solar cell, an energy management 
circuit has been designed and simulated. This is an analogical circuit which 
decides by itself whether to charge the one or the other storage device, 
ensuring that the obtained energy from the solar cell is enough for supplying the 
transceiver when the losses produced in the DC/DC converter and the Energy 
Management Circuit are not taken into account. It is to say, as if the efficiency of 
the DC/DC and the Energy Management System were both 100%. 
 
Some of the problems found while writing this thesis was to decide how to 
design the Energy Management Circuit, which typology of hysteresis 
comparator should be chosen and in which part of the circuit it was suitable to 
connect the transceiver. Besides, although there was already some work done 
in an IV characteristic emulator, it took quite a long time to emulate it and 
describe exactly its functionality. However, these problems were finally 
overcome. 
 
In a design of any energy harvesting system, it is very important taking into 
account the amount of dissipated power in the system since the generated 
power is limited by the source of energy in the nature, which in this case is a 
solar cell. Therefore, there must be an optimization of the system which leads to 
minimum power dissipation. In order to achieve it, the change of some 
components in the Energy Management Circuit discussed in chapter 4, for 
instance, the used of operational amplifiers and MOSFETS. 
 
In the Energy Management system considered in this work, the operational 
amplifier used are the LM741, in which the total voltage drop due to the internal 
voltage drop in the transistors in saturation is about 1V. However, there are 
newer operational amplifiers as the LT1635 [RROpAmp] from Linear 
Technology in which the voltage drop due to the same cause is much smaller, 
around 0.3 V. In addition, a MOSFET with minimum switching and conduction 
losses should be chosen. Then, as part of the Energy management circuit is 
supplied by the battery, less current will be needed from the battery, making the 
depth of discharge smaller and enlarging its lifetime. 
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APPENDIX 
 
MaxCap: 
 
 
 
 
Table 1. Maxcap EDLCs I 
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Table 2. MaxCap EDLCs II 
 
 
NEC-TOKIN: 
 
 
 
 
Table 3. FC series of Nec-Tokin EDLCs 
 
 
 
 
Table 4. FS series of Nec-Tokin EDLCs 
 
 
Appendix 
79 
 
Illinois Capacitor: 
 
 
 
 
Table 5. Specifitations of DCN series Illions EDLCs 
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CAP-XX: 
 
 
 
 
Table 7. Cap-xx G series EDLCs 
 
Table 6. Illinois capacitors 
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Power Sonic: 
 
  
 
 
Table 8. PCBM NiCd battery cells 
 
 
 
 
 Table 9. Standard NiCd battery Cells  
 
 
Appendix 
82 
 
 
 
 
Table 10. NiMH battery cells 
 
 
Mouser Electronics: 
 
 
 
 
Table 11. NiCd rechargeable batteries 
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Table 12. NiMH rechargeable batteries 
 
 
AGM Batteries Ltd: 
 
 
 
 
Table 13. Li-ion cell ICR34490HC 
 
 
EEMB Battery:  
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Table 14. LIR2440 Li-ion battery model Specifications 
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